Counters and Registers

Slides:



Advertisements
Similar presentations
Counters and Registers
Advertisements

Synchronous Counters with SSI Gates
COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
A presentation on Counters (second)
Lecture 23: Registers and Counters (2)
Registers and Counters
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Counters and Registers
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
M.S.P.V.L. Polytechnic College, Pavoorchatram
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Sequential Circuit Introduction to Counter
Electronic Counters.
Counters.
Chapter 7 Counters and Registers
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Electronics Technology
Asynchronous Counters with SSI Gates
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
Digital Design: Principles and Practices
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
Chapter 1_4 Part III more on … Counters Chapter 1_4 Part III more on … Counters.
CHAPTER 8 - COUNTER -.
Sequential logic circuits
Registers and Counters
COUNTERS Why do we need counters?
Counters.
Unit 1 – Counters and Registers Mr. Grimming. Introduction FFs and logic gates are combined to form various counters and registers. Unit Goals Goals:
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
Date: 01/12/2014 Asynchronous (Ripple) Counters Patel Siddhi P rd SEM Computer Science and Engneering B.M.C.E.T Subject Name: Digital Electronics.
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Asynchronous Counters with SSI Gates
Digital Decode & Correction Logic
EKT 221 – Counters.
Asynchronous Counters
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Sequential Circuit: Counter
Principles & Applications
DR S. & S.S. GHANDHY ENGINEENRING COLLEGE
Asynchronous Counters
Asynchronous Inputs of a Flip-Flop
Sequential Circuit - Counter -
Overview Part 1 – The Design Space
Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj
Introduction to Sequential Logic Design
CPE/EE 422/522 Advanced Logic Design L03
Digital Fundamentals with PLD Programming Floyd Chapter 10
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Asynchronous Counters with SSI Gates
COE 202: Digital Logic Design Sequential Circuits Part 4
Counters and Registers
CSC 220: Computer Organization
ECE 434 Advanced Digital System L05
ECE434a Advanced Digital Systems L06
Chapter 8 Counters Changjiang Zhang
CHAPTER 4 COUNTER.
Instructor: Alexander Stoytchev
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Flip Flops Unit-4.
Counters.
Sequential Digital Circuits
Presentation transcript:

Counters and Registers eng.almeshal@gmail.com

7-4 Asynchronous (Ripple) down counter 23=8 ---> MOD-8 Down Counter

7-5 Propagation Delay in Ripple Counters Ripple counters are the simplest type of counters. Although they are simple, they have a major drawback which is the propagation delay caused by their operation principle.

7-5 Propagation Delay in Ripple Counters

7-5 Propagation Delay in Ripple Counters

7-5 Propagation Delay in Ripple Counters To avoid this problem, we should make sure of the following: N = number of FFs Tpd = propagation delay time

Example A 4-bit Ripple counter with tpHL= 16 nS and tpLH= 24 nS, using 74LS112 J-K FF. find the maximum frequency for a proper operation of the counter. Assume a worst case scenario For 6-bit Ripple counter that has 6 FFs.

7-6 SYNCHRONOUS (PARALLEL) COUNTERS The synchronous counters have all of the FF’s triggered simultaneously. That is, all the CLK inputs are connected together Synchronous counters require more circuitry than the asynchronous counters. Synchronous counters needs extra logic gates to be added.

7-6 SYNCHRONOUS (PARALLEL) COUNTERS Each FF should have its j and k inputs connected such that they are HIGH only when the outputs of ALL lower-order FFs are in the HIGH state

7-6 SYNCHRONOUS (PARALLEL) COUNTERS Each FF is clocked by the NGT of the clock input signal so that all the FF transitions occur at the same time. Only A has its J-K inputs permanently at the HIGH level. A changes at each NGT clock (A FF toggles) B changes when A=1 and a NGT clock occurs C changes when A=B=1 and a NGT clock occurs D changes when A=B=C=1 and a NGT clock occurs

Advantage of synchronous Counters over Asynchronous In a parallel counter, all FF will change simultaneously. Propagation delay of FF do not add together to produce the overall delay. Total delay = FF tpd + AND tpd Fmax = FF Fmax+AND Fmax The total delay is the same no matter how many FF are used. A synchronous counter can operate at much higher frequency, but the circuitry is more complex than that of the asynchronous counter.

Example Determine fmax for the synchronous MOD-16 counter if tpd=50ns for each FF and tpd=20ns for each AND gate. Determine the equivalent fmax for asynchronous MOD-16 counter

Example What must be done to convert this counter to MOD-32 parallel counter? A Fifth Flip-Flop must be added “25=32” Determine fmax for the MOD-32 parallel (synchronous) counter For a MOD-32 ripple counter Unchanged