COE 202: Digital Logic Design Combinational Logic Part 2

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Combinational Logic Circuits Chapter 2 Mano and Kime.
Morgan Kaufmann Publishers
Chapter 2 – Combinational Logic Circuits Part 1 – Gate Circuits and Boolean Equations Logic and Computer Design Fundamentals.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Boolean Algebra and Logic Gates
COMBINATIONAL LOGIC CIRCUITS C.L. x1 x2 xn Z Z = F (x1, x2, ……., Xn) F is a Binary Logic (BOOLEAN ) Function Knowing F Allows Straight Forward Direct Implementation.
28/06/041 CSE-221 Digital Logic Design (DLD) Lecture-5: Canonical and Standard forms and Integrated Circuites.
CSCE 211: Digital Logic Design
Logic Design CS221 1 st Term Boolean Algebra Cairo University Faculty of Computers and Information.
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
Boolean Algebra and Logic Gates CE 40 B 18 June 2003.
1 Logic Gates Digital Computer Logic Kashif Bashir WWW:
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
ECE 331 – Digital System Design
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Chapter 2: Boolean Algebra and Logic Gates. F 1 = XY’ + X’Z XYZX’Y’XY’X’ZF1F
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
KFUPM COE 202: Digital Logic Design Combinational Logic Part 1 Courtesy of Dr. Ahmad Almulhem.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
A. Abhari CPS2131 Chapter 2: Boolean Algebra and Logic Gates Topics in this Chapter: Boolean Algebra Boolean Functions Boolean Function Simplification.
Module –I Switching Function
Fundamentals of digital electronics Prepared by - Anuradha Tandon Assistant Professor, Instrumentation & Control Engineering Branch, IT, NU.
Binary Logic and Gates Boolean Algebra Canonical and Standard Forms Chapter 2: Boolean Algebra and Logic Gates.
Module 5.  In Module 3, you have learned the concept of Boolean Algebra which consists of binary variables and binary operator.  A binary variable x,
Chapter 2: Basic Definitions BB inary Operators ●A●AND z = x y = x yz=1 if x=1 AND y=1 ●O●OR z = x + yz=1 if x=1 OR y=1 ●N●NOT z = x = x’ z=1 if x=0.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
CS2100 Computer Organisation
Combinational Circuits
De Morgan’s Theorem,.
Chapter 2 Combinational Systems
Chapter 2: Boolean Algebra and Logic Functions
Unit 2 Boolean Algebra.
Prof. Sin-Min Lee Department of Computer Science
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture)
CS 105 Digital Logic Design
Complement of a Function
Introduction to Logic Gates
PROPAGATION DELAY.
Boolean Algebra and Combinational Logic
Princess Sumaya University
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Computer Architecture CST 250
ECE 331 – Digital System Design
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Boolean Algebra Why study Boolean Algebra?
17-Nov-18 Logic Algebra 1 Combinational logic.
Boolean Algebra.
Lecture 4 Sums of Product Circuits Simplification
Boolean Algebra.
Chapter 2 Boolean Algebra and Logic Gate
COE 202: Digital Logic Design Combinational Logic Part 1
Combinatorial Logic Circuit
Functions Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways: We can represent.
COE 202: Digital Logic Design Combinational Circuits Part 3
CSC 220: Computer Organization Logic Gates and Functions
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
Faculty of Cybernetics, Statistics and Economic Informatics
Digital Logic Chapter-2
Digital Logic Chapter-2
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Circuit Simplification and
Presentation transcript:

COE 202: Digital Logic Design Combinational Logic Part 2 Courtesy of Dr. Ahmad Almulhem KFUPM

Objectives Minterms and Maxterms From truth table to Boolean expression Sum of minterms Product of Maxterms Standard and Canonical Forms Implementation of Standard Forms Practical Aspects of Logic Gates KFUPM

Minterms A product term is a term where literals are ANDed. Example: x’y’, xz, xyz, … A minterm is a product term in which all variables appear exactly once, in normal or complemented form Example: F(x,y,z) has 8 minterms: x’y’z’, x’y’z, x’yz’, ... ‰In general, a function with n variables has 2n minterms A minterm equals 1 at exactly one input combination and is equal to 0 otherwise Example: x’y’z’ = 1 only when x=0, y=0, z=0 A minterm is denoted as mi where i corresponds the input combination at which this minterm is equal to 1 KFUPM

Minterms mi indicated the ith minterm Src: Mano’s book mi indicated the ith minterm i indicates the binary combination mi is equal to 1 for ONLY THAT combination Variable complemented if 0 Variable uncomplemented if 1 KFUPM

Maxterms A sum term is a term where literals are ORed. Example: x’+y’, x+z, x+y+z, … A maxterm is a sum term in which all variables appear exactly once, in normal or complemented form Example: F(x,y,z) has 8 maxterms: (x+y+z), (x+y+z’), (x+y’+z), ... ‰In general, a function with n variables has 2n maxterms A maxterm equals 0 at exactly one input combination and is equal to 1 otherwise Example: (x+y+z) = 0 only when x=0, y=0, z=0 A maxterm is denoted as Mi where i corresponds the input combination at which this maxterm is equal to 0 KFUPM

Maxterms Mi indicated the ith maxterm Src: Mano’s book Mi indicated the ith maxterm i indicates the binary combination Mi is equal to 0 for ONLY THAT combination Variable complemented if 1 Variable not complemented if 0 KFUPM

Minterms and Maxterms In general, a function of n variables has 2n minterms: m0, m1, …, m2n-1 2n maxterms: M0, M1, …, M2n-1 Minterms and maxterms are the complement of each other! Example: F(X,Y): m2 = XY’  m2’ = X’+Y = M2 KFUPM

Expressing Functions with Minterms A Boolean function can be expressed algebraically from a give truth table by forming the logical sum (OR) of ALL the minterms that produce 1 in the function Example: X Y Z m F m0 1 m1 m2 m3 m4 m5 m6 m7 Consider the function defined by the truth table F(X,Y,Z) = X’Y’Z’ + X’YZ’ + XY’Z + XYZ = m0 + m2 + m5 + m7 = Sm(0,2,5,7) KFUPM

Expressing Functions with Maxterms A Boolean function can be expressed algebraically from a give truth table by forming the logical product (AND) of ALL the maxterms that produce 0 in the function Example: Consider the function defined by the truth table F(X,Y,Z) =  M(1,3,4,6) Applying DeMorgan F’ = m1 + m3 + m4 + m6 = Sm(1,3,4,6) F = F’’ = [m1 + m3 + m4 + m6]’ = m1’.m3’.m4’.m6’ = M1.M3.M4.M6 =  M(1,3,4,6) X Y Z M F F’ M0 1 M1 M2 M3 M4 M5 M6 M7 Note the indices in this list are those that are missing from the previous list in Sm(0,2,5,7) KFUPM

Sum of Minterms vs Product of Maxterms A Boolean function can be expressed algebraically as: The sum of minterms The product of maxterms Given the truth table, writing F as ∑mi – for all minterms that produce 1 in the table, or Mi – for all maxterms that produce 0 in the table Minterms and Maxterms are complement of each other. KFUPM

Example Write E = Y’ + X’Z’ in the form of Smi and Mi? Solution: Method1 First construct the Truth Table as shown Second: E = Sm(0,1,2,4,5), and E = M(3,6,7) X Y Z m M E m0 M0 1 m1 M1 m2 M2 m3 M3 m4 M4 m5 M5 m6 M6 m7 M7 KFUPM

Example (Cont.) Solution: Method2_a Solution: Method2_b E = Y’ + X’Z’ = Y’(X+X’)(Z+Z’) + X’Z’(Y+Y’) = (XY’+X’Y’)(Z+Z’) + X’YZ’+X’Z’Y’ = XY’Z+X’Y’Z+XY’Z’+X’Y’Z’+ X’YZ’+X’Z’Y’ = m5 + m1 + m4 + m0 + m2 + m0 = m0 + m1 + m2 + m4 + m5 = Sm(0,1,2,4,5) To find the form Mi, consider the remaining indices E = M(3,6,7) Solution: Method2_b E = Y’ + X’Z’ E’ = Y(X+Z) = YX + YZ = YX(Z+Z’) + YZ(X+X’) = XYZ+XYZ’+X’YZ E = (X’+Y’+Z’)(X’+Y’+Z)(X+Y’+Z’) = M7 . M6 . M3 = M(3,6,7) To find the form Smi, consider the remaining indices E = Sm(0,1,2,4,5) KFUPM

Example Question: F (a,b,c,d) = ∑m(0,1,2,4,5,7), What are the minterms and maxterms of F and and its complement F? Solution: F has 4 variables; 24 possible minterms/maxterms F (a,b,c,d) = ∑m(0,1,2,4,5,7) = Π M(3,6,8,9,10,11,12,13,14,15) F (a,b,c,d) = ∑m(3,6,8,9,10,11,12,13,14,15) = Π M(0,1,2,4,5,7) KFUPM

Example Question: F (a,b,c,d) = ∑m(0,1,2,4,5,7), What are the minterms and maxterms of F and and its complement F? Solution: F has 4 variables; 24 = 16 possible minterms/maxterms F (a,b,c,d) = ∑m(0,1,2,4,5,7) = Π M(3,6,8,9,10,11,12,13,14,15) F (a,b,c,d) = ∑m(3,6,8,9,10,11,12,13,14,15) = Π M(0,1,2,4,5,7) KFUPM

Canonical Forms The sum of minterms and the product of maxterms forms are known as the canonical forms (الصيغ القانونية) of a function. KFUPM

Standard Forms Sum of Products (SOP) and Product of Sums (POS) are also standard forms AB+CD = (A+C)(B+C)(A+D)(B+D) The sum of minterms is a special case of the SOP form, where all product terms are minterms The product of maxterms is a special case of the POS form, where all sum terms are maxterms KFUPM

SOP and POS Conversion SOP  POS F = AB + CD = (AB+C)(AB+D) = (A+C)(B+C)(AB+D) = (A+C)(B+C)(A+D)(B+D) Hint 1: Use id15: X+YZ=(X+Y)(X+Z) Hint 2: Factor POS  SOP F = (A’+B)(A’+C)(C+D) = (A’+BC)(C+D) = A’C+A’D+BCC+BCD = A’C+A’D+BC+BCD = A’C+A’D+BC Hint 1: Use id15 (X+Y)(X+Z)=X+YZ Hint 2: Multiply KFUPM

SOP and POS Conversion SOP  POS F = AB + CD = (AB+C)(AB+D) = (A+C)(B+C)(AB+D) = (A+C)(B+C)(A+D)(B+D) Hint 1: Use id15: X+YZ=(X+Y)(X+Z) Hint 2: Factor POS  SOP F = (A’+B)(A’+C)(C+D) = (A’+BC)(C+D) = A’C+A’D+BCC+BCD = A’C+A’D+BC+BCD = A’C+A’D+BC Hint 1: Use id15 (X+Y)(X+Z)=X+YZ Hint 2: Multiply Question1: How to convert SOP to sum of minterms? Question2: How to convert POS to product of maxterms? KFUPM

Implementation of SOP Any SOP expression can be implemented using 2- levels of gates The 1st level consists of AND gates, and the 2nd level consists of a single OR gate Also called 2-level Circuit KFUPM

Implementation of POS Any POS expression can be implemented using 2- levels of gates The 1st level consists of OR gates, and the 2nd level consists of a single AND gate Also called 2-level Circuit KFUPM

Implementation of SOP Consider F = AB + C(D+E) Logic Diagrams: This expression is NOT in the sum-of-products form Use the identities/algebraic manipulation to convert to a standard form (sum of products), as in F = AB + CD + CE Logic Diagrams: F E C D B A F C B A E D 3-level circuit 2-level circuit KFUPM

Practical Aspects of Logic Gates Logic gates are built with transistors as integrated circuits (IC) or chips. ICs are digital devices built using various technologies. Complementary metal oxide semiconductor (CMOS) technology Levels of Integration: Small Scale Integrated (SSI) < 10 gates Medium Scale Integrated (MSI) < 100 gates Large Scale Integrated (LSI) < 1000 gates Very Large Scale Integrated (VLSI) < 106 gates NOT gate KFUPM

Delay is usually measured Propagation Delay Propagation delay (tpd) is the time for a change in the input of a gate to propagate to the output High-to-low (tphl) and low-to-high (tplh) output signal changes may have different propagation delays tpd = max {tphl, tphl) A circuit is considered to be fast, if its propagation delay is less (ideally as close to 0 as possible) Delay is usually measured between the 50% levels of the signal KFUPM

Timing Diagram The timing diagram shows the input and output signals in the form of a waveform It also shows delays Propagation Delay of the Circuit = τ X Y Z Inputs Output Timing Diagram for an AND gate Time KFUPM

Tristate Gates Gates with 3 output values 0, 1, Hi-Z Hi-Z behaves like an open circuit. E X Z 1 High Z KFUPM

Tristate Gates Q: Can we connect the outputs of two gates? KFUPM

Tristate Gates Q: Can we connect the outputs of two gates? KFUPM

of these outputs is enabled while all Tristate Gates Two or more tri-state outputs may be connected provided that only one of these outputs is enabled while all others are in the Hi-Z state. Q: Can we connect the outputs of two gates? KFUPM