Andrey Mokhov, Jordi Cortadella, Alessandro de Gennaro

Slides:



Advertisements
Similar presentations
Hardware/Software Mechanisms for Cross-Layer Power Proportionality “Power Prop” Alex Yakovlev, Andrey Mokhov, Sascha Romanovsky, Max Rykunov, Alexei Iliasov.
Advertisements

Interactive Configuration
Introduction to Petri Nets Hugo Andrés López
PROTOCOL VERIFICATION & PROTOCOL VALIDATION. Protocol Verification Communication Protocols should be checked for correctness, robustness and performance,
1 BalsaOpt a tool for Balsa Synthesis Francisco Fernández-Nogueira, UPC (Spain) Josep Carmona, UPC (Spain)
1 Advanced Digital Design Synthesis of Control Circuits by A. Steininger and J. Lechner Vienna University of Technology.
Merged Processes of Petri nets Victor Khomenko Joint work with Alex Kondratyev, Maciej Koutny and Walter Vogler.
Title You can use your question as your title
Hazard-free logic synthesis and technology mapping I Jordi Cortadella Michael Kishinevsky Alex Kondratyev Luciano Lavagno Alex Yakovlev Univ. Politècnica.
Complexity 11-1 Complexity Andrei Bulatov NP-Completeness.
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
Hardware and Petri nets: application to asynchronous circuit design Jordi CortadellaUniversitat Politècnica de Catalunya, Spain Michael KishinevskyIntel.
Computability and Complexity 15-1 Computability and Complexity Andrei Bulatov NP-Completeness.
Knowledge and Systems Research Group, University of Huddersfield B vs OCL: Comparing Specification Languages for Planning Domains Diane Kitchin, Lee McCluskey,
RESYN'09 March 2009 Newcastle upon Tyne 1 Workcraft – a Framework for Interpreted Graph Models Ivan Poliakov, Arseniy Alekseyev, Victor Khomenko, Alex.
Asynchronous Sequential Logic
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
1 Logic synthesis from concurrent specifications Jordi Cortadella Universitat Politecnica de Catalunya Barcelona, Spain In collaboration with M. Kishinevsky,
Applying Ulysses to Bluetooth Alvise Bonivento Mentor: Marco Sgroi.
1 State Encoding of Large Asynchronous Controllers Josep Carmona and Jordi Cortadella Universitat Politècnica de Catalunya Barcelona, Spain.
A New Type of Behaviour- Preserving Transition Insertions in Unfolding Prefixes Victor Khomenko.
1 A Case for Using Signal Transition Graphs for Analysing and Refining Genetic Networks Richard Banks, Victor Khomenko and Jason Steggles School of Computing.
Lecture 20: April 12 Introduction to Randomized Algorithms and the Probabilistic Method.
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
Asynchronous Circuit Verification and Synthesis with Petri Nets J. Cortadella Universitat Politècnica de Catalunya, Barcelona Thanks to: Michael Kishinevsky.
ECE Synthesis & Verification, Lecture 17 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Technology.
1 Joint work with Antonio Bucchiarone (Fondazione Bruno Kessler - IRST, Trento) and Fabrizio Montesi (University of Bologna/INRIA, Bologna) A Framework.
Introduction to Digital Design Lab Project
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization II.
CS32310 MATRICES 1. Vector vs Matrix transformation formulae Geometric reasoning allowed us to derive vector expressions for the various transformation.
Using Abduction and Induction for Operational Requirements Elaboration Dalal Alrajeh Oliver Ray Alessandra RussoSebastian Uchitel AIAI 2007 Sept. 15 th.
A Usable Reachability Analyser Victor Khomenko Newcastle University.
Combinatorial Algorithms Unate Covering Binate Covering Graph Coloring Maximum Clique.
CY2003 Computer Systems Lecture 7 Petri net. © LJMU, 2004CY2003- Week 72 Overview Petri net –concepts –Petri net representation –Firing a transition –Marks.
Project X Group Y Presenters: (indicate roles). Part I: Project Overview System provides functionality X Motivation for project –Address problem with…
Logical Agents Chapter 7. Outline Knowledge-based agents Logic in general Propositional (Boolean) logic Equivalence, validity, satisfiability.
1 Chapter 16 Planning Methods. 2 Chapter 16 Contents (1) l STRIPS l STRIPS Implementation l Partial Order Planning l The Principle of Least Commitment.
CAP 4800/CAP 5805: Computer Simulation Concepts
CS1Q Applets Mark II James McMahon. Previous Prototypes Binary Converter Binary Converter Karnaugh Maps Karnaugh Maps Multiple Choice Questions Tutorial.
Variants of LTL Query Checking Hana ChocklerArie Gurfinkel Ofer Strichman IBM Research SEI Technion Technion - Israel Institute of Technology.
Inference in Propositional Logic (and Intro to SAT) CSE 473.
Saleem Sabbagh & Najeeb Darawshy Supervisors: Mony Orbach, Technion & Ilia Averbouch, IBM Started at: Winter 2012 Duration: Semester.
2009/6/30 CAV Quantifier Elimination via Functional Composition Jie-Hong Roland Jiang Dept. of Electrical Eng. / Grad. Inst. of Electronics Eng.
Specification mining for asynchronous controllers Javier de San Pedro† Thomas Bourgeat ‡ Jordi Cortadella† † Universitat Politecnica de Catalunya ‡ Massachusetts.
NP-Completeness (2) NP-Completeness Graphs 4/13/2018 5:22 AM x x x x x
P & NP.
WAITX: An Arbiter for Non-Persistent Signals
Victor Khomenko Newcastle University
Asynchronous Interface Specification, Analysis and Synthesis
Introduction to Randomized Algorithms and the Probabilistic Method
Group Y Presenters: (indicate roles)
Clockless Computing COMP
NP-Completeness (2) NP-Completeness Graphs 7/23/ :02 PM x x x x
NP-Completeness Proofs
Recovering and Exploiting Structural Knowledge from CNF Formulas
Sketching the Derivative
Alan Mishchenko Robert Brayton UC Berkeley
Leakage-Aware FPGA Re-synthesis
A Boolean Paradigm in Multi-Valued Logic Synthesis
The gradient of a tangent to a curve
NP-Completeness (2) NP-Completeness Graphs 11/23/2018 2:12 PM x x x x
Програмата е насочена към обновяване на многофамилни жилищни сгради, като с нея се цели чрез изпълнение на мерки за енергийна ефективност да се осигурят.
Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.
Our First NP-Complete Problem
Victor Khomenko and Andrey Mokhov
Synthesis of multiple rail phase encoding circuits
Instructor: Aaron Roth
NP-Completeness (2) NP-Completeness Graphs 7/9/2019 6:12 AM x x x x x
Alan Mishchenko Department of EECS UC Berkeley
Faster Extraction of High-Level Minimal Unsatisfiable Cores
Presentation transcript:

Andrey Mokhov, Jordi Cortadella, Alessandro de Gennaro Process Windows Andrey Mokhov, Jordi Cortadella, Alessandro de Gennaro June 2017, Zaragoza

Part I: Motivation and Main Idea

Once upon a time there was a transition system... …it lacked persistency, but had a few nice diamonds.

Synthesis

Ouch! Can you understand this Petri net?

Decomposition

Idea: Keep the diamonds, remove non-persistency

Synthesis

Aha, these are just marked graphs, but what do they mean?

These are windows showing parts of the system behaviour.

Each window covers a part of the system behaviour, i.e. a scenario. Each transition is covered by at least one window.

The initial state is covered by both windows. Firing c is only possible in the second window, hence the first one becomes inactive.

In s1 the first window is active. When a and x fire (in any order), the second window wakes up.

In s4 both windows are active and b can be fired in both of them.

Note: when a window wakes up it must be correctly initialised with a wake-up marking.

Window decomposition

Which description do you prefer? Direct synthesis Window decomposition Which description do you prefer?

Part II: Automated Window Decomposition

Windows Decomposition Problem Given: A labelled transition system L A set of desired structural properties, e.g. forward and backward persistence, determinism, connectedness... Result: A set of windows W1…Wn, such that L = W1 ∪ … ∪ Wn Each window Wk satisfies the structural properties Wake-up condition c and marking m for each window

Implementation (sketch) Discovering windows: Inspired by Javier de San Pedro and Jordi Cortadella (2016) SAT formulation: one Boolean variable per transition Desired structural properties are Boolean constraints Successively discover largest possible windows Deriving wake-up conditions and markings: Build a wake-up truth table: one row per state Perform Boolean minimisation (see paper for details)

Part III: Applications

Asynchronous power management controller

Petri net model synthesised from the underlying transition system

Discovered process windows

Discovered process windows Synthesised Petri net Discovered process windows

Discovering common patterns in scenarios

Summary

Process windows A new approach to representing complex processes Automated discovery of windows with desirable structural properties, such as marked graphs Implemented in Workcraft toolkit (ask for a demo!) Future research Beyond choice-free scenarios Exploit the structure for efficient process analysis Circuit synthesis

Thank you!