Asynchronous Counter with MSI Gates

Slides:



Advertisements
Similar presentations
Synchronous Counters with SSI Gates
Advertisements

Asynchronous Counter with MSI Gates
Lab 5 :JK Flip Flop and Counter Fundamentals:
A presentation on Counters
Electronics Technology
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Registers and Counters
Asynchronous Counters with SSI Gates
CENT-113 Digital Electronics 1 Flip Flops TI Type 502 Flip Flop: 1st production IC in 1960.
Synchronous Counters with SSI Gates
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
CHAPTER 8 - COUNTER -.
MSI Counters Counter ICs Technician Series ©Paul Godin Updated Feb 2015 gmail.com.
Sequential logic circuits
Synchronous Counter with MSI Gates
Decade Counter (BCD Counter). Introduction A counter which is reset at the 10 th clock pulse is called decade counter. The decade counter is otherwise.
Counters.
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Sequential Logic Design
Sequential Logic An Overview
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
LATCHED, FLIP-FLOPS,AND TIMERS
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
EET 1131 Unit 11 Counter Circuits
Synchronous Counter with MSI Gates
Asynchronous Counters with SSI Gates
Universal Gate – NAND Universal Gate - NAND Digital Electronics
EKT 124 / 3 DIGITAL ELEKTRONIC 1
EKT 221 – Counters.
Flip-FLops and Latches
Sequential Circuit: Counter
Principles & Applications
Asynchronous Counters
Asynchronous Inputs of a Flip-Flop
Sequential Circuit - Counter -
Flip-FLops and Latches
Flip-FLops and Latches
Digital Fundamentals with PLD Programming Floyd Chapter 10
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Flip-Flop Applications
Asynchronous Counters with SSI Gates
Flip-FLops and Latches
Flip-Flop Applications
Synchronous Counters with MSI Gates
Flip-FLops and Latches
Counters and Registers
29-Nov-18 Counters Chapter 5 (Sections ).
Synchronous Counters with MSI Gates
Universal Gate – NAND Universal Gate - NAND Digital Electronics
CSE 370 – Winter Sequential Logic-2 - 1
EET107/3 DIGITAL ELECTRONICS 1
EET 1131 Unit 11 Counter Circuits
Chapter 8 Counters Changjiang Zhang
State Machine Design State Machine Design Digital Electronics
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Combinational Logic - An Overview
XOR, XNOR, and Binary Adders
Flip-FLops and Latches
Outline Registers Counters 5/11/2019.
Registers and Counters
Counters.
Sequential Digital Circuits
Combinational Logic - An Overview
State Machine Design State Machine Design Digital Electronics
Presentation transcript:

Asynchronous Counter with MSI Gates Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters Asynchronous Counter with MSI Gates Project Lead The Way, Inc. Copyright 2009

Asynchronous MSI Counter Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters Asynchronous MSI Counter This presentation will Introduce the 74LS93 4-Bit ripple counter. Review the 74LS93’s block diagram, connection diagram, count sequence, and reset truth-table. Provide an example of a counter application implemented with the 74LS93. Discuss potential limitations of the 74LS93. Introductory Slide / Overview of Presentation Project Lead The Way, Inc. Copyright 2009

Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters The 74LS93 The 74LS93 IC is a 4-Bit ripple counter partitioned into two sections. The counter has a divide-by-two section and a divide-by-eight section. Each section is triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together. The counters have a 2-input gated master reset (clear). Note that the J&K inputs are connected to +5 volts (not shown). Divide-By-Two Section Divide-By-Eight Section Overview of the internal schematic diagram for the 74LS93 MSI 4-Bit Ripple Counter. Be sure to point out that the J&K inputs are tied to 5volts. This makes them all toggle flip-flops. They are not shown on the schematic for the sake of neatness. Project Lead The Way, Inc. Copyright 2009

Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters The 74LS93 – Cascaded Clock Input for 1-Bit Counter The divide-by-two section can be used as a 1-Bit counter. The divide-by-eight section can be used as a 3-Bit counter. The divide-by-two and divide-by- eight sections can be cascaded to create a divide-by-sixteen circuit when a wire is added between QA and INPUT B. The divide-by-sixteen circuit can be used as a 4-Bit counter. 1-Bit Counter Clock Input for Cascaded 4-Bit Counter Clock Input for 3-Bit Counter 3-Bit Counter This slide shows how the 74LS03 can be used as a 1-Bit, 3-Bit, or 4-Bit counter. The connect that cascades the two sections together is an external wire that must be added. Project Lead The Way, Inc. Copyright 2009

Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters The 74LS93 MSI Counter 74LS93 Block Diagram 74LS93 Connection Diagram 74LS93 Block Diagram & Connection Diagram. This is taken from the manufacturer datasheets. Project Lead The Way, Inc. Copyright 2009

Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters The 74LS93 MSI Counter 74LS93 Count Sequence 74LS93 Reset Truth Table 74LS93 Count Sequence & Reset Truth Table. This is taken from the manufacturer datasheets. Project Lead The Way, Inc. Copyright 2009

Design Example: Circuit Diagram Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters Design Example: Circuit Diagram 4-Bit Asynchronous / Modulus-13 Counter To reset @ 12 (1100), the count must reach 13 (1101). Design Example. Because the resets (RO1 & R02) are asynchronous, the count must go one past the desired count limit. In this case the design count limit is 12 (1100), so the reset event is a 13 (1101). Project Lead The Way, Inc. Copyright 2009

Design Example: Timing Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters Design Example: Timing 4-Bit Asynchronous Modulus-13 Counter “0” “1” “2” “3” “4” “5” “6” “7” “8” “9” “A” “B” “C” “0” Design example timing diagram. Point out the glitch on QA after the count of 12 (1100). This is the counter going to 13 (1101) and causing the reset circuit to reset the counter back to 0 (0000). QD 1 QC Repeats → QB QA Project Lead The Way, Inc. Copyright 2009

Asynchronous Counters with MSI Gates Digital Electronics TM 3.2 Asynchronous Counters The 74LS93 – Limitation As with most MSI integrated circuits, the trade-off for the convenience of an all-in-one package is the lack of design flexibility. This lack of flexibility may lead to limitation or inability to use the IC in certain applications. The primary limitations of the 74LS93 are: The flip-flops are not pre-settable; thus, the count must always start at zero. As designed, it can only be used to implement up counts. If your design calls for an up-counter that starts at zero, the 74LS93 is the ideal IC. Review the potential limitation of the 74LS93. Summarize by telling the students that the 74LS93 was designed to serve a specific need. If its specifications meet their need, it is a great chip to use. Otherwise they need to use discrete gates. Project Lead The Way, Inc. Copyright 2009