Decoding Circuits Made by Adham Barghouti 20070316.

Slides:



Advertisements
Similar presentations
Boolean Algebra Variables: only 2 values (0,1)
Advertisements

The following 5 questions are about VOLTAGE DIVIDERS. You have 20 seconds for each question What is the voltage at the point X ? A9v B5v C0v D10v Question.
4 Inputs input_a (double) input_b (double) input_c (double) monitor_state (uint32) 4 Outputs –fail_code (uint32) –monitor_id (uint32) –persistence_count.
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
8086/8088 Hardware Specifications (Chapter 8)
Lab 11 : Memory System Fundamentals :
COE 202: Digital Logic Design Memory and Programmable Logic Devices
Testing “Multiple Conditions” with Decision Table Technique
Logic Gates.
Gossets student-t model What happens to quantitative samples when n is small?
Simple Electric Circuits Click to start Question 1 This circuit is…. A parallel circuit with both lamps OFF A parallel circuit with both lamps ON A series.
SOLID GEOMETRY. (d) Projections of Right & Regular Solids like; (Prisms, Pyramids, Cylinder and Cone) SOLID GEOMETRY Following topics will be covered.
Create and Operate EMS Internal Information Business Unit Staff EM Laws Environmental Reports EM Certification NGOs Management Company Policies EA Group.
Microprocessor & Interfacing
Functions of Combinational Logic
1 Performance Monitoring A Guide for Larger Local Councils (First Draft)
Princess Sumaya University
Chapter /8088 Hardware Specifications
The simple built-in data types of the C language such as int, float, - are not sufficient to represent complex data such as lists, tables, vectors, and.
Logic Circuits Design presented by Amr Al-Awamry
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
Memory Address Decoding
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
Lab 6 – Part C2 Circuit for Problem 3.6 p 20. a b s y z = ~s & a w = s & b = ~s & a  s & b b s a ~s w = (b & s ) z = (a & ~s ) y = ~ (z & w) De Morgan’s.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
TK I/O Peripherals Interface DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.
Combinational Logic Chapter 4.
Address Decoder. Normally, microprocessor is connected to several devices However, only one device can communicate with the processor at one time leaving.
Microprocessor Address Decoding.
ECE 371 Microprocessor Interfacing Unit 4 - Introduction to Memory Interfacing.
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Decoders. A decoder is multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs. Input code with fewer bits than the.
Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).
Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
Basic Electricity and Electronics Module Three Microprocessor Basics Copyright © Texas Education Agency, All rights reserved.
3.13 How many output lines will a five-input decoder have?
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
INTRODUCTION TO MICROPROCESSOR. Do you know computer organization? Arithmetic Logic Unit Memory Output Input Control Unit.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Objectives : At the end of this lesson, students should be able to : i.Identify the types of memory chip and their functions. ii.Define the difference.
Computer Science 210 Computer Organization
More Devices: Control (Making Choices)
Exclusive OR Gate.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Interfacing Memory Interfacing.
Computer Science 210 Computer Organization
13 Digital Logic Circuits.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Combinational Circuits
Presentation transcript:

Decoding Circuits Made by Adham Barghouti

What is a Decoding Circuit?????? Its a circuit designed to choose a memory chip from a dozen of memory chips. For Example if we had the following Memory chips how will the system know which memory you want to Read/Write on. M1M2M3 OR

Another way of understanding what the Decoding circuits that its the circuit connecting the Microprocessor with the memory via the Address bus thus giving each memory chip a unique address Decoding Circuit Address Bus Memory chip CS CS or Chip Select is a one bit input that enables the memory on 0 or disables it on 1.

The Decoding circuit uses the Addresses in a way in which to select a certain memory chip by having the output of the decoding circuit equal to 0. For Example The only for this OR gate to have an output of 0 is for all inputs to be 0. Thus it can be said that the address that this small decoding circuit is 000. Memory chip CS

A decoding circuit can be any logic components. It can be a simple OR or NAND gate, Decoder or any other selecting method. The most common decoding circuits are NAND Gates and Decoders What is the Address that the following Decoding circuit is addressing????? Memory chip CS A0A1A2A3A4A5A6A7A0A1A2A3A4A5A6A7 First the output of the NAND gate has to be 0 in order to select the desired memory. And therefore A 0, A 3, A 5 should be 0. And the rest should equal to 1. So the address for this circuit is which is D6h.

Using the Decoder is Easier Memory chip 1 CS Memory chip 2 CS Memory chip 3 CS Memory chip 4 CS 2x4 Decoder A0A0 A1A1 As you see using only A 0 and A 1 only as inputs for the decoder and the other address lines connected to the enable of the decoder we are able to Address 4 different memories A2A3A4A5A6A7A2A3A4A5A6A7 Try finding the Addresses of each memory!! Memory 1 D4h Memory 2 D5h Memory 3 D6h Memory 4 D7h