Day 23: November 3, 2010 Driving Large Capacitive Loads

Slides:



Advertisements
Similar presentations
9/15/05ELEC / Lecture 71 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Advertisements

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.
CMOS VLSI For Computer Engineering Lecture 4 – Logical Effort Prof. Luke Theogarajan parts adapted form Harris – and Rabaey-
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.
Switch Logic EE141.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 31: November 22, 2010 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 3: September 10, 2012 Gates from Transistors
Day 21: October 26, 2012 Distributed RC Delay
Day 18: October 17, 2012 Energy and Power Optimization
Day 22: October 31, 2012 Pass Transistor Logic
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Day 36: November 26, 2013 Transmission Line Introduction and Analysis
Day 29: November 18, 2011 Dynamic Logic
EE141 Chapter 5 The Inverter April 10, 2003.
Day 15: October 14, 2011 Inverter Performance
Day 1: August 28, 2013 Introduction and Overview
Day 16: September 15, 2010 Energy and Power
Day 26: November 11, 2011 Memory Overview
Day 33: November 19, 2014 Crosstalk
Day 22: October 23, 2013 Pass Transistor Logic
Day 37: December 1, 2014 Transmission Lines Modeling and Termination
Day 22: October 31, 2011 Pass Transistor Logic
Day 37: December 2, 2013 Transmission Lines Modeling and Termination
Day 20: October 17, 2014 Ratioed Logic
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 17: October 18, 2010 (Energy) Ratioed Logic
Day 31: November 23, 2011 Crosstalk
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 39: December 5, 2014 Repeaters in Wiring
Day 29: November 11, 2013 Memory Core: Part 1
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 27: November 6, 2013 Dynamic Logic
Day 17: October 8, 2014 Performance: Gates
Day 31: November 26, 2012 Inductive Noise
Day 30: November 13, 2013 Memory Core: Part 2
Day 24: October 28, 2013 Distributed RC Wire and Elmore Delay
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 34: December 1, 2010 Transmission Lines
Day 16: October 12, 2012 Performance: Gates
Day 29: November 10, 2014 Memory Core: Part 1
Day 16: October 17, 2011 Performance: Gates
Day 26: November 10, 2010 Memory Periphery
Propagation Delay.
Presentation transcript:

Day 23: November 3, 2010 Driving Large Capacitive Loads ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: November 3, 2010 Driving Large Capacitive Loads Penn ESE370 Fall2010 -- DeHon

Today How do we drive a large load? Stages and buffer sizing Minimum delay Penn ESE370 Fall2010 -- DeHon

Start Cdiff=0 Penn ESE370 Fall2010 -- DeHon

One Stage How size to minimize delay? Penn ESE370 Fall2010 -- DeHon

One Stage Delay equation? Penn ESE370 Fall2010 -- DeHon

Minimize Differentiate and set to zero. What’s WN? Penn ESE370 Fall2010 -- DeHon

Solving for size Penn ESE370 Fall2010 -- DeHon

N-stage Penn ESE370 Fall2010 -- DeHon

N-stage Delay Penn ESE370 Fall2010 -- DeHon

Size WNi to minimize delay Take partial derivative wrt WNi Penn ESE370 Fall2010 -- DeHon

Solving for WNi Penn ESE370 Fall2010 -- DeHon

Delay Penn ESE370 Fall2010 -- DeHon

Stage Delay Penn ESE370 Fall2010 -- DeHon

Stage Delay Penn ESE370 Fall2010 -- DeHon

Stage Delay Penn ESE370 Fall2010 -- DeHon

Total Delay Penn ESE370 Fall2010 -- DeHon

Minimize Penn ESE370 Fall2010 -- DeHon

Solve Penn ESE370 Fall2010 -- DeHon

Optimum Scale Up Penn ESE370 Fall2010 -- DeHon

Delay at Optimum Penn ESE370 Fall2010 -- DeHon

Cdiff=gCgate Penn ESE370 Fall2010 -- DeHon

N-stage Delay Penn ESE370 Fall2010 -- DeHon

N-stage Delay Penn ESE370 Fall2010 -- DeHon

Impact on Min Wni ? Partial Derivative unchanged Penn ESE370 Fall2010 -- DeHon

Total Delay Penn ESE370 Fall2010 -- DeHon

Stage Delay: N=7 N+1=8 Penn ESE370 Fall2010 -- DeHon

Stage Delay, g=0.5 N+1=8 Penn ESE370 Fall2010 -- DeHon

Stage Delay: N=6, g=0.5 N+1=7 Penn ESE370 Fall2010 -- DeHon

Stage Delay: N=5, g=0.5 N+1=6 Penn ESE370 Fall2010 -- DeHon

Stage Delay: N=4, g=0.5 N+1=5 Penn ESE370 Fall2010 -- DeHon

Optimal Staging g≠0 Penn ESE370 Fall2010 -- DeHon

Admin Friday Lecture HW5 due Proj2 out Penn ESE370 Fall2010 -- DeHon

Idea Drive large loads with geometrically sized buffer chain There is an optimal buffer ratio Technology/gate dependent Depends on self-loading Penn ESE370 Fall2010 -- DeHon