5 Gsps ADC Developement and Future Collaboration

Slides:



Advertisements
Similar presentations
Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
David Hawkins Exascale Signal Processing for Millimeter-Wavelength Radio Interferometers David Hawkins
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
EVLA SAMPLERS " High speed wide band 3-bit for most bands " Lower speed narrower band 8-bit for bands with RFI. 1.
Digital FX correlator Samuel Tun. FASR Subsystem Testbed (FST) 1-9 GHz in 500 MHz band recorded at 1 GS/s from each antenna. Correlation carried out offline.
1 Final Presentation Project A – Spring 2009 High Speed Signal Processing Board Design Student: Nir Malka Lior Rom Instructor: Mike Sumszyk Duration: 1.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
First Design Review Matthieu Giraud-Carrier Kyra Moon 02/08/2011.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Highly Scalable Packetised correlators Jason Manley CASPER workshop 2009.
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Casper 2010Marc Torres Part 2: Building blocks for the next generation.
CASPER Packetised correlators Jason Manley CASPER workshop 2009.
Introduction Advantage of DSP: - Better signal quality & repeatable performance - Flexible  Easily modified (Software Base) - Handle more complex processing.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
Review: The physical layer. Bandwidth/Capacity bit rate/baud rate How to determine the number of bits per symbol? Relation between the bandwidth and capacity:
CASPER Open Source Hardware Current and Future ADC’s
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
Performed By: Tal Goihman & Irit Kaufman Instructor: Mony Orbach Bi-semesterial Spring /04/2011.
Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Possible Instrumentation Development Items for SKA at ASIAA Chau-Ching Chiong (ASIAA) and Yuh-Jing Hwang, Homin Jiang, Chao-Te Li.
Netherlands Institute for Radio Astronomy 1 APERTIF beamformer and correlator requirements Laurens Bakker.
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.
Cosmic Microwave Technology, Inc.
JESD204B High Speed ADC Interface Standard
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Correlators ( Backend System )
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Digital Down Converter (DDC)
Calorimeter Mu2e Development electronics Front-end Review
DOR(OS) integration status and plans Jakub Olexa, Marek Gasior
ECAL Front-end development
Data Handling Processor v0.1 First Test Results
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
Designing a Circularly Polarized Antenna for EagleSat
Signal Processing for Aperture Arrays
ROACH3 Introduction Alec Rust SKA-SA 1 1.
Multifunctional Digital Backend (MDBE) for "Quasar" VLBI-network
Parallel RGB / HDMI Adapter
Automotive Hotrod and Wettable Flanks Packaging Advancements
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Terry Cotter LO/IF Group Leader
Aperture Array Station Processing
Observational Astronomy
Observational Astronomy
EVLA MONITOR & CONTROL CDR
Data Transmission System Digital Design Chris Langley NRAO
Project of Direct Sampling Digital Backend for Quasar VLBI-network
Correlator Growth Path
Status of CC-PC Evaluation Board
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
EVLA Advisory Panel Mtg. System Overview
The QUIET ADC Implementation
Presentation transcript:

5 Gsps ADC Developement and Future Collaboration ASIAA, Institute of Astronomy and Astrophysics, Academia Sinica Taiwan Homin Jiang, Chao-Te Li CASPER Workshop 2009, Cape Town

Key Radio Projects 2 GHz bandwidth, going to be 4 GHz,digital correlator 16 GHz bandwidth, 2 channels analog correlator

We focus on wideband, coarse resolution correlator for imaging. Casper majority focus on high resolution, narrow band spectroscopy. So we need wide band ADC board.

Specification board size: 12.5 X 8.5 cm2 main chip: e2v EV8AQ160 sampling rate: 5GS/S, 8-bit PCB stack: 8 layer Input signals: 2 analog signals, 1 clock and 1 synchronization. All are SMA connectors. output signals: 8-bit/4 channel/1.25Gsps high speed digital signals and SPI control bus. All signals connect to a main board via 2 Tyco ZDOK connectors.

4 1.25Gsps interleaved. 2.5 GHz clock input. 2 GHz bandwidth

Component Side Solder Side Polypropylene Polypropylene Polypropylene Layer Description P.P / Core / Copper Thickness mil (mm) Tolerance mil Solder Mask 0.5 2nd Copper 1.0 1 Signal 0.5 oz Cu 0.6 A Core RO4003C 8.0 2 Ground B P.P. 5.0 3 1.0 oz Cu 1.2 C FR4 4 Power D 10.0 5 E 6 F 7 G 8 62.2 (1.580) Target Thickness: 1.6mm ± 10% = [ 69 ~ 57 mils ] Component Side 1 Core 1 / 1 oz 2 Polypropylene 3 Core 1 / 1 oz 4 Polypropylene 5 Core 1 / 1 oz 6 Polypropylene 7 Core 1 / 1 oz 8 Solder Side

5 Gsps ADC Roger 4003 substrate on the top and bottom layer. Differential pair of analog input

Test Before Roach

Serial Data 1.875GHz

Interface to ROACH ADC outputs 1.25Gsps data rate per channel. Virtex-5 maximum speed is 550MHz. Can’t access directly. Use serial-to-parallel device (SERDES) and ChipSync technology to slow down the data rate. Use Virtex-5 evaluation board XUPV5-LX110T to implement 1 channel data receiver at 1.25Gsps because it has the same chip as the ROACH. Received 100MHz data on Virtex-5 evaluation board with 1:8 deserialization factor

Current Status Hardware is ready. Working on ROACH: ISERDES and SPI

Collaboration 9(x2 ?) 28-baseline Correlators with 4-8 GHz bandwidth. Preliminary Specification of Future SMA : Frequency: 230/345 GHz Bandwidth : 4-8 GHz No. of Focal Plane Array: 9 Polarizations : 2 No. of Antenna : 8 Zoom in function A1 A2 A3 A4 A5 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 A6 C9 C1 C2 As you know, alma is going to finish in 4 to5 years. SMA people start to think about what SMA can do in post-alma. A7 1 2 3 4 5 6 7 8 9 A8

Material Cost Estimation One ROACH = 5k US *, One 5 Gsps ADC = 1K US **, one 12 port 10G switch = 7.5k 8 GHz Bandwidth needs 4 ADC boards. 2 ROACHs. Assume a switch for polarization swapping. One correlator needs 32 ADCs, 16 ROACHs and 2 switches 9 sets of correlator. 17x9 = 153 ROACHs, 32x9 = 288 ADCs. 9x2 = 18 switches 153 x 5K + 288 x 1K +18x7.5K = 1188 K US (should plus computer, cooling, phase switching…) * CASPER’s estimation ** Based on low quantity. 500US per each chip