cc cc vbp vbp vbn VDD VDD VDD VDD VDD M16 M4 M3 M4 M13 Rbp vo+ CL vo-

Slides:



Advertisements
Similar presentations
Bias Voltage Generation. Use Cascode to Increase output Resistance Rout is approximately g m3 r o3 r o2 L1=L2, but L3 need not equal to L2. Design Criteria:
Advertisements

Differential Amplifiers
You will use the ratio of two similar figures to find their perimeter and area.
1 EE 501 Fall 2009 Design Project 1 Fully differential multi-stage CMOS Op Amp with Common Mode Feedback and Compensation for high GB.
BJT Amplifier. BJT Amplifiers: Overview Voltage Amplifier In an ideal voltage amplifier, the input impedance is infinite and the output impedance is.
REFERENCE CIRCUITS A reference circuit is an independent voltage or current source which has a high degree of precision and stability. Output voltage/current.
Chapter 13 Small-Signal Modeling and Linear Amplification
Transistor Modelling A model is a combination of circuit elements, properly chosen, that best approximates the actual behaviour of a semiconductor device.
LECTURE 1: BASIC BJT AMPLIFIER -AC ANALYSIS-
Recall-Lecture 5 DC Analysis Representation of diode into three models
Recall Last Lecture Biasing of BJT Three types of biasing
Chapter 1 Introduction to Electronics
Recall Last Lecture Biasing of BJT Three types of biasing
EKT104 ANALOG ELECTRONIC CIRCUITS [LITAR ELEKTRONIK ANALOG] BASIC BJT AMPLIFIER (PART I) DR NIK ADILAH HANIN BINTI ZAHRI
Recall-Lecture 4 Current generated due to two main factors
ChapTer FiVE FIELD EFFECT TRANSISTORS (FETs)
Power amplifier circuits – Class AB
Recall Lecture 17 MOSFET DC Analysis
Recall Lecture 17 MOSFET DC Analysis
Lecture 13 High-Gain Differential Amplifier Design
Recall Lecture 13 Biasing of BJT Voltage Divider Biasing Circuit.
Small-Signal Modeling and Linear Amplification
Analog Integrated Circuits Laboratory
Chapter 5: BJT AC Analysis
Voltage doubler for gate overdrive
VDD M3 M1 Vbb Vin CL Rb Vo VDD Vo Vb3
CASCODE AMPLIFIER.
Fully differential op amps
Last time Small signal DC analysis Goal: Mainly use CS as example
Last time Large signal DC analysis Current mirror example
More DAC architectures
TEXTBOOK Please be informed that the Electronics textbook will be available from next week at OSCENT, an engineering textbook selling booth arranged by.
vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 vin vin+= voQ CL vf=vin
M2 M1 Vbb Vin CL M4 M3 Vyy Vxx VDD VDD Vo<Vxx+|Vt3| flip up-down
VDD VDD VDD M2 M2 Iref vo+ vo- CL CL M1 M1 VoQ Voc vin- vin+ – + 2*M1.
cc cc vbp vbp vbn VDD VDD VDD VDD VDD M16 M14 M3 M4 M13 Rbp vo+ CL vo-
M2 M1 Vbb Vin CL M4 M3 Vyy Vxx VDD VDD Vo<Vxx+|Vt3| flip up-down
VDD VDD Vo<VG6+|Vt6| =VDD - |Vtp| - 2Veff M7 M5 M8 M6 vo
For a differential amplifer: vin+=vic+vid/2, vin-=vic-vid/2
DMT 121 – ELECTRONIC DEVICES
This is the Widlar Iref generator.
Lecture 13 High-Gain Differential Amplifier Design
REFERENCE CIRCUITS A reference circuit is an independent voltage or current or time (frequency) generator which has a high degree of precision and stability.
vs vin- vin+ vbp vbn vbn vbb vbb VDD VDD M9 M12 M1 M2 v- v+ Iref M3 M4
Last time Reviewed 4 devices in CMOS Transistors: main device
Power amplifier circuits – Class AB
Miller equivalent circuit
Common mode feedback for fully differential amplifiers
Basic current mirror Small signal: Rin = 1/(gm1+gds1)  1/gm1
M2 M1 Vbb Vin CL M4 M3 Vyy Vxx VDD VDD Vo<Vxx+|Vt3| flip up-down
Subcircuits subcircuits Each consists of one or more transistors.
Bipolar Junction Transistor
Recall Lecture 10 Introduction to BJT 3 modes of operation
Lesson 12: Analog Signal Conditioning
Input common mode range
Common mode feedback for fully differential amplifiers
Common source output stage:
vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 vin vin+= voQ CL vf=vin
MALVINO Electronic PRINCIPLES SIXTH EDITION.
Folded cascode stage: summing current and convert to voltage
Voltage Divider Circuit
Rail-to-rail Input Stage
VDD Vin+ CL Vin- Vb3 folded cascode amp Vb2 Vb1 Vb4 Vb5.
Ch. 5 – Operational Amplifiers
A general method for TF It’s systematic Uses Mason’s formula
VDD VDD VDD M2 M2 Iref vo+ vo- CL CL M1 M1 VoQ Voc vin- vin+ – + 2*M1.
DC-DC Switch-Mode Converters
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
Thought of the Day There is nothing noble about being
Ch. 5 – Operational Amplifiers
Presentation transcript:

cc cc vbp vbp vbn VDD VDD VDD VDD VDD M16 M4 M3 M4 M13 Rbp vo+ CL vo- Rc cc Rc M1 vp vn vbn M2 M7 M8 M11 M15 M12 M9 M10 Vcntrl M17

VDD VDD 2IQ ViC+vi io ViC+vi/2 ViC-vi/2 Io+ Io- IQ IQ IQ

VDD 2IQ Rs Rs ViC+vi/2 ViC-vi/2 Io+ Io- IQ IQ

Size 2, 3 to be the same, 1, 2 by current ratio, 6 and 1 the same. Size R so that M2 has sufficient Vds. Size 5 to be the same as 1, M4 has L4=(4~6)L5. Criterion for L4 is that M1 and M2 has sufficient Vds. M5 Vbn M5 M4 Vbn Vbn M4 M3 M3 M6 M3 M1 M2 M1 M2 M1 M2 Vbb Vbb

Current source can be generated by using a resistor Rdd. Rdd = (Vdd-Vbn)/Ib, or Rdd = (Vdd-Vbn-Vgs5)/Ib. VDD VDD VDD Rdd Rdd Rdd Vbn Vbn Vbn Vbb Vbb

Problem: how to set Vgg with respect to Vdd? But that current is very sensitive to Vdd changes. If Vgg is set with respect to Vdd, say Vdd – 1.5, then we can set Rdd = (Vdd-Vgg-Vsg)/Ib = (1.5-Vsg)/Ib. With this Rdd and Vgg, Ib will not change when Vdd changes. Rdd Vgg Problem: how to set Vgg with respect to Vdd? Vbn M3 M1 M2

Solution: set Vgg to be one diode connection below Vdd. Key: make M5 to have larger Veff than M4. Sizing for desired Ib: Size M1,2,3 to be the same, and M4 has about 3 time W, so that all of these 4 have about the same Veff. Size Rb = (Veff1 + 0.1~0.2)/Ib. Size M5 to have (1+a)Veff by using either a smaller W or longer L than M4. Size Rdd around aVeff/Ib. Sweep Rdd to achieve Ib. VDD Rdd Vgg M4 M5 Vbn Rb M3 M1 M2

A simpler version, just to generate Ib. VDD A simpler version, just to generate Ib. This is called the Widlar structure, Or the Vdd insensitive Iref generator Or the Vdd insensitive Ibias generator. VDD M3 M4 M1 M2

This is the N-version of the same. Sizing strategy very similar. VDD VDD M3 M4 This is the N-version of the same. Sizing strategy very similar. Make M2,3,4 to have the same Veff. Make M1 to have larger Veff. Nominal value of Rss to be Veff difference divided by desired Ib. Adjust Rss to achieve the desired Ib. M1 M2

Cascoded version for better Vdd insensitivity. M3 M4 Cascoded version for better Vdd insensitivity. But requires high Vdd: 3Vt+5Veff, if Rss has about one Veff. M1 M2

A version that supports low supply voltage: as low as Vt + 5Veff VDD VDD VDD VDD M4 M3 M1 M2

A self-biasing version for mid to low Vdd: 2Vt + 6 Veff Vbn Vbb Rss

Chapter 7 Figure 09

Chapter 7 Figure 15