FIGURE 12-1 Memory Hierarchy

Slides:



Advertisements
Similar presentations
Multilevel Page Tables
Advertisements

Virtual Memory. Hierarchy Cache Memory : Provide invisible speedup to main memory.
Computer Organization CS224 Fall 2012 Lesson 44. Virtual Memory  Use main memory as a “cache” for secondary (disk) storage l Managed jointly by CPU hardware.
1 Memory Systems Virtual Memory Lecture 25 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Spring 2003CSE P5481 Introduction Why memory subsystem design is important CPU speeds increase 55% per year DRAM speeds increase 3% per year rate of increase.
Recap. The Memory Hierarchy Increasing distance from the processor in access time L1$ L2$ Main Memory Secondary Memory Processor (Relative) size of the.
The Memory Hierarchy II CPSC 321 Andreas Klappenecker.
Principle Behind Hierarchical Storage  Each level memorizes values stored at lower levels  Instead of paying the full latency for the “furthermost” level.
Chapter 3 Memory Management
03/24/2004CSCI 315 Operating Systems Design1 Memory Management and Virtual Memory (Problem session)
CDA 3103 Computer Organization Review Instructor: Hao Zheng Dept. Comp. Sci & Eng. USF.
©UCB CS 161 Ch 7: Memory Hierarchy LECTURE 24 Instructor: L.N. Bhuyan
CMP 301A Computer Architecture 1 Lecture 4. Outline zVirtual memory y Terminology y Page Table y Translation Lookaside Buffer (TLB)
Lecture 19: Virtual Memory
CS399 New Beginnings Jonathan Walpole. Virtual Memory (1)
1 Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: –illusion of having more physical memory –program relocation.
Virtual Memory. Virtual Memory: Topics Why virtual memory? Virtual to physical address translation Page Table Translation Lookaside Buffer (TLB)
Virtual Memory Additional Slides Slide Source: Topics Address translation Accelerating translation with TLBs class12.ppt.
Chapter 91 Logical Address in Paging  Page size always chosen as a power of 2.  Example: if 16 bit addresses are used and page size = 1K, we need 10.
4.3 Virtual Memory. Virtual memory  Want to run programs (code+stack+data) larger than available memory.  Overlays programmer divides program into pieces.
1  2004 Morgan Kaufmann Publishers Chapter Seven Memory Hierarchy-3 by Patterson.
CS2100 Computer Organisation Virtual Memory – Own reading only (AY2015/6) Semester 1.
Virtual Memory Ch. 8 & 9 Silberschatz Operating Systems Book.
Virtual Memory Review Goal: give illusion of a large memory Allow many processes to share single memory Strategy Break physical memory up into blocks (pages)
3/1/2002CSE Virtual Memory Virtual Memory CPU On-chip cache Off-chip cache DRAM memory Disk memory Note: Some of the material in this lecture are.
CS203 – Advanced Computer Architecture Virtual Memory.
Memory Management & Virtual Memory. Hierarchy Cache Memory : Provide invisible speedup to main memory.
CS161 – Design and Architecture of Computer
Translation Lookaside Buffer
CMSC 611: Advanced Computer Architecture
Improving Memory Access The Cache and Virtual Memory
Virtual Memory Chapter 7.4.
Section 8 Address Translation March 10th, 2017 Taught by Joshua Don.
ECE232: Hardware Organization and Design
CS161 – Design and Architecture of Computer
Lecture Topics: 11/19 Paging Page tables Memory protection, validation
Memory Hierarchy Virtual Memory, Address Translation
Consider a Direct Mapped Cache with 4 word blocks
Morgan Kaufmann Publishers
CS510 Operating System Foundations
A unified instruction and data cache
CSCI206 - Computer Organization & Programming
Figure 11.1 A basic personal computer system
Part V Memory System Design
Paging Lecture November 2018.
Lecture 23: Cache, Memory, Virtual Memory
Chapter 5 Memory CSE 820.
Page that info back into your memory!
Interconnect with Cache Coherency Manager
Lecture 22: Cache Hierarchies, Memory
Help! How does cache work?
Computer System Design (Processor Design)
Direct Mapping.
CPSC 457 Operating Systems
Virtual Memory فصل هشتم.
Sarah Diesburg Operating Systems CS 3430
Exam Review Mark Stanovich Operating Systems COP
Translation Lookaside Buffer
CSE 351: The Hardware/Software Interface
Chapter 6 Memory Linda Null, Julia Lobur.
Memory Systems CH008.
Introduction to the Pentium’s support for “virtual” memory
Translation Buffers (TLB’s)
TLB Performance Seung Ki Lee.
Computer System Design Lecture 11
Translation Lookaside Buffers
Translation Buffers (TLBs)
4.3 Virtual Memory.
Memory Management & Virtual Memory
Presentation transcript:

FIGURE 12-1 Memory Hierarchy

FIGURE 12-2 Example of Memory Hierarchy

FIGURE 12-3 Direct Mapped Cache

FIGURE 12-4 Fully Associative Cache

FIGURE 12-5 Associative Memory for 4-Bit Tags

FIGURE 12-6 Two-Way Set-Associative Cache

FIGURE 12-7 Partial Hardware Block Diagram for Set-Associative Cache

FIGURE 12-8 Set-Associative Cache with 4-Word Lines

FIGURE 12-9 Detailed Block Diagram for 256K Cache

FIGURE 12-10 256K Cache: Read and Write Operations

FIGURE 12-11 Virtual and Physical Address Fields and Mapping

FIGURE 12-12 Format for Page Table Entries

FIGURE 12-13 Example of Page Table Structure

FIGURE 12-14 Example of Translation Lookaside Buffer