Sequential Statements

Slides:



Advertisements
Similar presentations
1 Statements. 2 Statements - 강의순서 ▣ 병행 (Concurrent) Statement ◈ Concurrent Signal Assignment, Simple ◈ Concurrent Signal Assignment, Conditional ◈ Concurrent.
Advertisements

Making Choices in C if/else statement logical operators break and continue statements switch statement the conditional operator.
Sequential Statements
JavaScript Part for Repetition Statement for statement Cpecifies each of the items needed for counter-controlled repetition with a control variable.
Sequential Statements Module F3.2. Sequential Statements Statements executed sequentially within a process If Statements Case Statements Loop Statements.
Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 2 Microcomputer Systems Design (Embedded Systems)
Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.
ECE C03 Lecture 121 Lecture 12 Introduction to VHDL Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Introduction to VHDL (part 2)
Chapter 2 Control. "The Practice of Computing Using Python", Punch & Enbody, Copyright © 2013 Pearson Education, Inc. Repetition, quick overview.
VHDL 9/12/2015www.noteshit.com1. What is VHDL? A Standard Language VHDL is the VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.
Sequential Statements
7/10/2007DSD,USIT,GGSIPU1 Basic concept of Sequential Design.
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.
ISBN Chapter 8 Statement-Level Control Structures.
1 CS Programming Languages Class 11 September 26, 2000.
Saeed Ghanbartehrani Summer 2015 Lecture Notes #5: Programming Structures IE 212: Computational Methods for Industrial Engineering.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHDL – Basic Language Elements  Identifiers: –basic identifier: composed of a sequence of one or more.
VHDL Very High Speed Integrated Circuit Hardware Description Language Shiraz University of shiraz spring 2011.
Sequential statements. If statement [if_label:] if boolean_expression then {sequential_statement} {elsif boolean_expression then {sequential_statement}}
Chapter 15 JavaScript: Part III The Web Warrior Guide to Web Design Technologies.
15-Dec-15EE5141 Chapter 4 Sequential Statements ä Variable assignment statement ä Signal assignment statement ä If statement ä Case statement ä Loop statement.
Computer Science By: Erica Ligons Compound Statement A compound statement- block A compound statement- is a unit of code consisting of zero or more statement.
Professor: Dr. Shu-Ching Chen TA: Hsin-Yu Ha Stored Procedure used in PosgreSQL.
16/11/2006DSD,USIT,GGSIPU1 Packages The primary purpose of a package is to encapsulate elements that can be shared (globally) among two or more design.
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
1 Part III: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.
1 Looping Dale/Weems/Headington. 2 KA/JS/P Warning l Save your work often! l In the Khan Academy, JavaScript environment, infinite loops will lock up.
Relational Operators Result is boolean: greater than (>) less than (=) less than or equal to (
Expressions Methods if else Statements Loops Potpourri.
55:032 - Intro. to Digital DesignPage 1 VHDL and Processes Defining Sequential Circuit Behavior.
Sequential Statements Multi-valued logic systems Bus example Case Statement Looping statement Assert statement Finite State machines.
Dataflow modelling Lecture 4. Dataflow modelling Specifies the functioning of a circuit without explicitly refer to its structure Functioning is described.
Joal 2006 HT:1 Em3 Digital Electronics Design 1 Lecture 3-4 Sequential VHDLChap 4.
 Python for-statements can be treated the same as for-each loops in Java Syntax: for variable in listOrstring: body statements Example) x = "string"
EGRE 6311 LHO 04 - Subprograms, Packages, and Libraries EGRE 631 1/26/09.
1 Introduction to Engineering Spring 2007 Lecture 19: Digital Tools 3.
Introduction To VHDL 홍 원 의.
Chapter 6: Loops.
Program with PL/SQL Lesson 4.
Def: A control structure is a control statement and
Behavioral Style Combinational Design with VHDL
IAY 0600 Digital Systems Design
Loops in Java.
8.1 Introduction - Levels of Control Flow: 1. Within expressions
Behavioral Style Combinational Design with VHDL
Chapter 2. Introduction To VHDL
Sequential Design.
Chapter 8: Control Structures
Flow of Control.
Комбинационе мреже Ефикасно HDL моделовање Дељење оператора
Control Structures (Structured Programming) for controlling the procedural aspects of programming CS1110 – Kaminski.
Flow of Control.
Stored Procedure used in PosgreSQL
IAS 0600 Digital Systems Design
Control Structures In Text: Chapter 8.
Signals - Drivers Value holder for a signal.
The continuation of a grand tour of the language.
The University of Texas – Pan American
Flow of Control.
CSC215 Lecture Flow Control.
CSC215 Lecture Control Flow.
IAS 0600 Digital Systems Design
The structure of programming
CISC101 Reminders Quiz 1 marking underway.
The continuation of a grand tour of the language.
Control Structures (Structured Programming) for controlling the procedural aspects of programming CS1110 – Kaminski.
CSC215 Lecture Control Flow.
Chapter 8: Statement Level Control Structures
Presentation transcript:

Sequential Statements Module F3.2

Sequential Statements Statements executed sequentially within a process If Statements Case Statements Loop Statements While Loops For Loops

Sequential Statements (cont.) Exit Statement Next Statement Null Statement Variable Assignment Statement Signal Assignment Statement Procedure Call Statement Return Statement

Sequential Statements (cont.) Wait Statement Assertion Statement Report Statement

If Statement [[ if_label:]] if boolean_expression then {{ sequential_statement }} {{ elsif boolean_expression then {{ sequential_statement }} }} [[ else {{ sequential_statement }} ]] end if [[ if_label ]] ;

Synthesis of 2-to-1 Mux using IF-ELSE Statement

Case Statement [[ case_label:]] case expression is (( when choices => {{ sequential_statement }})) {{ o o o }} end case [[case_label]] ; choices <= (( simple_expression || discrete_range || others )) {{ | o o o }}

Synthesis of 4-to-1 Mux using CASE Statement

Null Statement [[label:]] null; No action is taken. Can be used when a sequential statement is required. For example, in a case statement. as a stub before we write the code for a process.

Loop Statement [[loop_label:]] loop {{ sequential_statement }} end loop [[loop_label:]] ; An infinite loop

Exit Statement [[label:]] exit [[loop_label]] [[when boolean_expression]] ; loop … exit when condition; ... end loop; … -- jump here when condition is true ;

Next Statement [[label:]] next [[loop_label]] Starts a new iteration of a loop. [[label:]] next [[loop_label]] [[when boolean_expression]] ; loop … next when condition; ... end loop;

Next Statement loop statement-1; next when condition; statement-2; end loop; loop statement-1; if not condition then statement-2; end if; end loop;

While Loop [[loop_label:]] while condition loop {{ sequential_statement }} end loop [[loop_label:]] ;

For Loop [[loop_label:]] for identifier in discrete_range loop {{ sequential_statement }} end loop [[loop_label:]] ; discrete_range <= type_mark [[ range simple_expression (( to || downto )) simple_expression ]] || simple_expression (( to || downto )) simple_expression

For Loop The identifier is a loop parameter that is implicitly declared. process is variable a,b: integer; begin a := 10; for a in 0 to 7 loop b := a; end loop; -- a = 10 and b = 7 ... end process;

For Loop A for loop body will not execute for a null range for i in 10 to 1 loop ... end loop; Loop will exit immediately for i in 10 downto 1 loop ... end loop; i takes on values 10, 9, 8, 7, 6, 5, 4, 3, 2, 1

Example of FOR loop