Processing for optical communication devices

Slides:



Advertisements
Similar presentations
Dry Etch and Thin films & Process Integration Jan 6th, 2015 NNfC monthly admin committee meeting.
Advertisements

REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Section 3: Etching Jaeger Chapter 2 Reader.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
RECIPES FOR PLASMA ATOMIC LAYER ETCHING*
Pattern transfer by etching or lift-off processes
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
EE412: EVG Spraycoater Characterization Project Owner: Mahnaz Mansourpour Project Mentor: Jason Parker Student Investigator: Ehsan Sadeghipour 1/12/2011.
Reactive ion etching. Material selectivity Ion Beam Nordiko 3000 IBD system Etch rates 70ºpan 65 W130 W * junctions, spin valves.
PLASMA ATOMIC LAYER ETCHING*
LOW-k DIELECTRIC WITH H2/He PLASMA CLEANING
Microelectronics Processing
PLASMA ATOMIC LAYER ETCHING USING CONVENTIONAL PLASMA EQUIPMENT*
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
The Etch and Deposition Company
EFFECT OF BIAS VOLTAGE WAVEFORMS ON ION ENERGY DISTRIBUTIONS AND FLUOROCARBON PLASMA ETCH SELECTIVITY* Ankur Agarwal a) and Mark J. Kushner b) a) Department.
Surface MEMS 2014 Part 1
An Inductively Coupled Plasma Etcher
Meng Guo, Donald Pfettscher, Kimberly Pollard, Richard Peters, Travis Acra Dynaloy LLC, a subsidiary of Eastman Chemical Company Thierry Lazerand, Kenneth.
Corial 200ML COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Corial 200 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Top Down Manufacturing
Top Down Method Etch Processes
Corial 300 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
VCSEL Fabrication Processing
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Consequences of Implanting and Surface Mixing During Si and SiO 2 Plasma Etching* Mingmei Wang 1 and Mark J. Kushner 2 1 Iowa State University, Ames, IA.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Date of download: 5/30/2016 Copyright © 2016 SPIE. All rights reserved. SEM images of TiO 2 /SiO 2, after etching in ICP-RIE for 15 min with (a) Al mask.
Chapter 5-1. Chemcal Etching.
Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final.
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Process integration 2: double sided processing, design rules, measurements
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
Etching Processes for Microsystems Fabrication
Lithography.
High Aspect Ratio Si Etching in STS2
Process Flow for ESS5810 AMSF
Report from CNM activities
Large capacity batch system for 24/7 production environment
ICP-RIE equipment for any chemistry
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Easy-to-use Reactive Ion Etching equipment
Software description cosma pulse
Quartz Liner Upgrade In 200 Series ICP tools.
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
PECVD equipment for wafer sizes up to 200 mm
Industry-leading uniformity for etching a variety of materials
SiC trench etch for MOSFET application
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
ALE APPLICATIONS In Corial 210IL.
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
Simple-to-use, manually-loaded batch RIE system
300 mm ICP-RIE equipment for high performances and low CoO
Chapter 1.
Recess etch for HEMT application
SiC DRIE APPLICATIONS In Corial 210IL.
Pt-DSE Test Results Testing conducted by Kenneth Leedle
PlasmaTherm DSE Qual - Nano Recipe
Presentation transcript:

Processing for optical communication devices In Corial 210IL

Optical Communication Devices Device structure 11/22/2018 PR PR PR PR SiO2 Cr Ge-doped SiO2 quartz wafer quartz wafer Optical Communication Devices

Process solution Thin SiO2 film etching

Thin SiO2 film etching for channel patterning with Sample structure 11/22/2018 SiO2 Etching Process Thin SiO2 film etching for channel patterning with 6 µm x 6 µm feature size PR 0.5 µm PR 0.5 µm PR PR SiO2 0.15 µm – 0.3 µm Cr 0.15 µm – 0.3 µm Ge-doped SiO2 7 µm 6’’ quartz wafer quartz wafer Optical Communication Devices

Process requirements Targeted process performances 11/22/2018 SiO2 Etching Process Use of C4F8 chemistry Minimum CD loss No damage to underlayer and wafer No striation of the sidewalls No trenching Careful control of etch selectivity Etch-stop on Cr layer Vertical profile (etch slope > 87°) Targeted process performances Process Etch rate nm/min Selectivity vs. PR RIE 45 > 2 Optical Communication Devices

Corial process solution 11/22/2018 SiO2 Etching Process Process steps Mask pattern before etching Process tuning in RIE mode with wafer fragments RIE etching on full wafers 1 2 3 SiO2 Cr PR SiO2 Cr Quartz substrate PR stripped by O2 plasma Slightly positive profile of PR No trenching or damage Vertical profile Rough surface of Cr revealed Clean etching Sharp corners Optical Communication Devices

Corial process solution 11/22/2018 SiO2 Etching Process RIE process performances on 6’’ wafer Process Chemistry Mask Selectivity to mask Etch profile Etch rate (nm/min) SiO2 etching C4F8 & O2 PR 2.02 87° 49 C4F8 / O2 gas mixture Etching time and overetching duration controlled automatically by laser EPD No trenching by the SEM Uniform landing all over the wafer (uniformity < 2%) and etch stop on Cr underlayer Optical Communication Devices

Corial process solution 11/22/2018 SiO2 Etching Process Process control by laser interferometry Cr surface is reached SiO2 etching Overetch Red curve shows the EPD signal Optical Communication Devices

Process solution SiO2/GeO2 film etching

Deep Ge-doped SiO2 film etching with SiO2 & Cr mask Sample structure 11/22/2018 SiO2 /GeO2 Etching Process Deep Ge-doped SiO2 film etching with SiO2 & Cr mask quartz wafer SiO2 quartz wafer Cr Ge-doped SiO2 Optical Communication Devices

Process requirements Targeted process performances 11/22/2018 SiO2 /GeO2 Etching Process High etching uniformity at ± 3% High etch rate Process ready for mass production Minimum CD loss No damage to wafer No striation of the sidewalls No trenching Careful control of etch selectivity Vertical profile (etch slope 88.5~91.5°) Targeted process performances Process Etch rate nm/min Selectivity vs. mask ICP-RIE 550-600 > 15:1 Optical Communication Devices

Corial process solution 11/22/2018 SiO2 /GeO2 Etching Process Process steps Mask pattern before etching Process tuning in ICP-RIE mode with wafer fragments ICP-RIE etching on full wafers 1 2 3 SiO2 & Cr mask Vertical etching profile Clean bottom No trenching, smooth sidewalls Smooth bottom Vertical walls Optical Communication Devices

Corial process solution 11/22/2018 SiO2 /GeO2 Etching Process ICP-RIE process performances on 6’’ wafer Process Chemistry Mask Selectivity to mask Etch profile Etch rate (nm/min) Uniformity SiO2/GeO2 etching C4F8 & O2 Cr & SiO2 > 25 > 85° 685 1.44 Deep etching of SiO2/GeO2 with etch depth of 7 µm In-situ process control by EPD No trenching No damage to wafer Optical Communication Devices

System description corial 210IL

Optical Communication Devices Corial equipment 11/22/2018 Corial 210IL This machine can be operated in both RIE and ICP-RIE modes. For up to 200 mm substrates, Compact footprint, High power (2 KW) ICP source producing uniform high density plasma, High power (1 KW) RF source to ensure high etch rates, Shuttles for efficient adaptation of the tool to different wafer sizes, and soft wafer clamping in ICP-RIE mode, Quartz liner for fast ICPRIE etching with polymerizing chemistries, Laser end point detector for measurement of the etching rate and determination of stop-etch point. Optical Communication Devices

Shuttle holding approach 11/22/2018 Corial 210IL Shuttle NQ200 Shuttle WF100 Guaranteed no wafer damage due to SOFT wafer clamping Optical Communication Devices