CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 4 Model Order Reduction (2) Spring 2010 Prof. Chung-Kuan Cheng 1.

Slides:



Advertisements
Similar presentations
Digital Systems Verification Lecture 13 Alessandra Nardi.
Advertisements

ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
Empirical Maximum Likelihood and Stochastic Process Lecture VIII.
Iterative Methods and QR Factorization Lecture 5 Alessandra Nardi Thanks to Prof. Jacob White, Suvranu De, Deepak Ramaswamy, Michal Rewienski, and Karen.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.
Institute of Computer Systems / TKT ASIC Design II / O. Vainio  Lectures by Olli Vainio  5 credits  Prerequisites (recommended): TKT-1212.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 12 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2008 Prof. Chung-Kuan Cheng.
1 BSMOR: Block Structure-preserving Model Order Reduction http//:eda.ee.ucla.edu Hao Yu, Lei He Electrical Engineering Dept., UCLA Sheldon S.D. Tan Electrical.
Electric Fields P.1 Concept: Forces between charges are action- reaction pairs (N3L)
Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 12 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
UCSD CSE 245 Notes – SPRING 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 3 Model Order Reduction (1) Spring 2006 Prof.
Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design Hao Yu Berkeley Design Chunta Chu and Lei He EE Department.
UCSD CSE 245 Notes – SPRING 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes 4 Model Order Reduction (2) Spring 2006 Prof.
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 14 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
Timing control in verilog Module 3.1 Delays in Verilog.
MATH 685/ CSI 700/ OR 682 Lecture Notes Lecture 6. Eigenvalue problems.
1 Introduction to Model Order Reduction Luca Daniel Massachusetts Institute of Technology
Optimizing Compilers Nai-Wei Lin Department of Computer Science and Information Engineering National Chung Cheng University.
DSM Design and Verification Flow
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Lecture 12 Review and Sample Exam Questions Professor Lei He EE 201A, Spring 2004
ASIC Design Flow – An Overview Ing. Pullini Antonio
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
1 ECE 556 Design Automation of Digital Systems By Prof. Charlie Chung-Ping Chen ECE Department UW-Madison.
Model Order Reduction Luca Daniel University of California, Berkeley Massachusetts Institute of Technology with contributions from: Joel Phillips, Cadence.
Introduction to Model Order Reduction II.2 The Projection Framework Methods Luca Daniel Massachusetts Institute of Technology with contributions from:
1 Marijn Bartel Schreuders Supervisor: Dr. Ir. M.B. Van Gijzen Date:Monday, 24 February 2014.
DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 12 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Spring 2010 Prof. Chung-Kuan Cheng.
Chapter 2 Interconnect Analysis Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu
1. Systems of Linear Equations and Matrices (8 Lectures) 1.1 Introduction to Systems of Linear Equations 1.2 Gaussian Elimination 1.3 Matrices and Matrix.
1 Instituto Tecnológico de Aeronáutica Prof. Maurício Vicente Donadon AE-256 NUMERICAL METHODS IN APPLIED STRUCTURAL MECHANICS Lecture notes: Prof. Maurício.
Guaranteed Stable Projection-Based Model Reduction for Indefinite and Unstable Linear Systems Brad Bond Luca Daniel MIT Speaker: Tuck, Fang Gong.
Pieter Heres, Aday Error control in Krylov subspace methods for Model Order Reduction Pieter Heres June 21, 2005 Eindhoven.
QD C QD C QD C QD C Chapter 2 Interconnect Analysis Model Order Reduction Prof. Lei He Electrical Engineering Department.
Lecture 17: Mutual Inductance and Transformers Nilsson & Riedel 6.4, 6.5, 9.10, 9.11 ENG17 (Sec. 2): Circuits I Spring May 27, 2014.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
DAC, July 2006 Model Order Reduction of Linear Networks with Massive Ports via Frequency-Dependent Port Packing Peng Li and Weiping Shi Department of ECE.
VLSI Testing Lecture 5: Logic Simulation
VLSI Testing Lecture 5: Logic Simulation
Vishwani D. Agrawal Department of ECE, Auburn University
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis Delay Modeling
CSE245: Computer-Aided Circuit Simulation and Verification
Linear Transformations
Chapter 2 Interconnect Analysis Model Order Reduction
EE 201C Homework 2 (due Feb 3 ) Wei Wu
Wei Yao Homework 3 Wei Yao
CSE245: Computer-Aided Circuit Simulation and Verification
NP-Completeness Proofs
CSE245: Computer-Aided Circuit Simulation and Verification
Fang Gong Homework 3 Solution Fang Gong
CSE245: Computer-Aided Circuit Simulation and Verification
EE 201C Homework 2 (due Feb 3 ) Wei Wu
Model Order Reduction Slides adopted from Luca Daniel
Distributive Property
EE 616 Computer Aided Analysis of Electronic Networks Lecture 12
Fang Gong Homework 3 Fang Gong
Presentation transcript:

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 4 Model Order Reduction (2) Spring 2010 Prof. Chung-Kuan Cheng 1

Model Order Reduction: Overview Explicit Moment Matching –AWE, Pade Approximation Implicit Moment Matching (Projection Framework) –Krylov Subspace Methods PRIMA, SPRIM Gaussian Elimination –TICER, Y-Delta Transformation 2

Conventional Design Flow Function Sepc RTL Logic Synth. Gate-level Net. Floorplanning Place & Route Layout Front-end Back-end Beh. Simul Stat. Wire Model Gate-Lev. Sim Para. Extraction Parasitics resistance, capacitance and inductance cause noise, energy consumption and power distribution problem 3

Parasitic Extraction R,L,C Extraction Model Order Reduction 4

Moment Matching Projection method Key ideal of Model Order reduction: Moments Matching and Projection Step1: identify internal state function and variables. Step2: Compose moments matching. (Pade, Taylor expression). Step3: Project matrix with matching moments. (Block Arnoldi (PRIMA) or block Lanczos (PVL)) Step4: Get the reduced state function. 5

Explicit V.S. Implicit Moment Matching Explicit moment matching methods –Numerically ill-conditioned Implicit moment matching methods –construct reduced order models through projection, or congruence transformation. –Krylov subspaces vectors instead of moments are used. 6

Congruence Transformation Definition: Property: Congruence transformation preserves semidefiniteness of the matrix 7

Krylov Subspace Given an n x n matrix A and a n x 1 vector r the Krylov subspace is defined as Given an n x q matrix V q whose column vectors are v 1, v 2, …, v q. The span of V q is defined as 8

PRIMA Passive Reduced-order Interconnect Macromodeling Algorithm. –Krylov subspace based projection method –Reduced model generated by PRIMA is passive and stable. where PRIMA (system of size n) (system of size q, q<<n) 9

PRIMA step 1. Circuit Formulation step 2. Find the projection matrix V q –Arnoldi Process to generate V q 10

PRIMA: Arnoldi 11

PRIMA step 3. Congruence Transformation 12

PRIMA: Properties Preserves passivity, and hence stability Matches moments up to order q (proof in next slide) Original matrices A and C are structured. But and do not preserve this structure in general 13

PRIMA: Moment Matching Proof Used lemma 1 14

PRIMA: Lemma Proof 15

SPRIM Structure-Preserving Reduced-Order Interconnect Macromodeling –Similar to PRIMA except that the projection matrix V q is different –Preserves twice as many moments as PRIMA –Preserves structure –Preserves passivity, stability and reciprocity –Matching the same number of moment as PRIMA, but preserve the structure which can reduced numerical calculation. 16

SPRIM Suppose V q is generated by Arnoldi process as in PRIMA. Partition V q accordingly Recall Construct New Projection Matrix 17

SPRIM Congruence Transformation Now structure is preserved Transfer function for the reduced order model 18

Traditional Y- Transformation Conductance in series Conductance in star-structure n1n1 n2n2 n1n1 n2n2 n1n1 n1n1 n2n2 n3n3 n2n2 n3n3 n0n0 n0n0 19

TICER (TIme Constant Equilibration Reduction) 1) Calculate time constant for each node 2) Eliminate quick nodes and slow nodes –Quick node: Eliminate if –Slow node: Eliminate if 3) Insert new R s/C s between former neighbors of N –If nodes j and k had been connected to N through g jN and g kN, add a conductance of value g jN g kN /G N between j and k –If nodes j and k had been connected to N through c jN and g kN, add a capacitor of value c jN g kN /G N between j and k 20

TICER: Issues Fill-in –The order that nodes are eliminated matters Minimum Degree Ordering can be implemented to reduce fill-in –May need to limit number of incident resistors to control fill-in Error control leads to low reduction ratio Accuracy –Matches 0 th moment at every node in the reduced circuit. –Only Correct DC op point guaranteed 21