L1FW: towers, tracks, correlations

Slides:

Advertisements

Similar presentations

Arnaud Lucotte ISN-Grenoble J/ e + e - selection at D RunII Arnaud Lucotte (ISN Grenoble) Introduction A. J/ production at the TeVatron 1. Prompt production:

Advertisements

L2 Online Reinhard Schwienhorst DAQ shifters meeting, 03/12/02.

The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …

L2 Silicon Track Trigger All D0 Meeting 11 January 2002 Ulrich Heintz Boston University.

Level 1 Trigger system design specifications 1MHz Tevatron Collisions Level 2 Level 3 Tape 10kHz1kHz20-50Hz Time budget for Level3 i/o, event building,

D0 Collaboration Meeting July 2002 L2: The Road Ahead James T. Linnemann MSU D0 Oklahoma Workshop July 9, 2002 Special Thanks to Terry Toole for status.

L2 Trigger Connections V4.2 Page 1 of 3February 1, 1999 Jerry Blazey NIU Si Trker Fi-Glink 1. 3Gb/s, 20-bit L2STT (In Design) L1 CFT Cu-AMCC 1.4Gb/s Fi-Glink.

Triggering In High Energy Physics Gordon Watts University of Washington, Seattle Instr99.

BTeV Trigger Erik Gottschalk, Fermilab (for the BTeV Trigger Group)

1 DØ trigger system 3 levels L1 deadtimeless L1 deadtimeless L2 100  s L2 100  s L3 farm, 50 Hz L3 farm, 50 Hz Brown involvement L2 STT L2 STT L1CTT.

G. Steinbrück 7-November The DØ Silicon Track Trigger Georg Steinbrück Columbia University, New York On behalf of the DØ collaboration Vertex 2002.

A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.

13 January All Experimenters’ MeetingAlan L. Stone - Louisiana Tech University1 Data Taking Statistics Week of 2003 January 6-12 We had to sacrifice.

BEACH Conference 2006 Leah Welty Indiana University BEACH /7/06.

22 June 2000 D  NIU Workshop S. Doulas From Detector to Ntuples: Muons Steven Doulas Northeastern University Boston, MA D0 Muon Upgrade Group.

FNAL STT Meeting  H.Evans 8/9/99 Communication & Control H.EvansColumbia U. Overview of FRC Functions:  Road Info STCs,TFCs –Device Independent Data.

The DØ Silicon Track Trigger Bill Lee Florida State University 27 October 2003  Introduction + Motivation  Design  Status

What is Particle Physics -- and why I like doing it (Horst Wahl, October 2001) l Particle physics Goals and issues -- Why do it? l How to do a particle.

17 February All Experimenters’ MeetingAlan L. Stone - Louisiana Tech University1 Data Taking Statistics Week of 2003 February Dedicated some.

December DZERO Operations Jerry Blazey Northern Illinois University.

G. Steinbrück 11-October The DØ Silicon Track Trigger Georg Steinbrück Columbia University, New York Collaboration Meeting 10/11/2002  Introduction.

Michigan State University 11/26/ Overview of Level 2 James T. Linnemann Michigan State University Level 2 Review Feb 6, 1999.

1 Triggering on Electromagnetic Objects (e  /  ) at L1 & L2 at L1 & L2 Mrinmoy Bhattacharjee Mrinmoy Bhattacharjee SUNY, Stony Brook SUNY, Stony Brook.

7 Feb 2005T. Yasuda, Fermilab D0 Status Report 2/7/2005 Taka Yasuda Fermilab.

The Online Central Tracker of D0

STT simulations (Horst Wahl, 25 February 2000) l trigger simulation  (Silvia Tentindo-Repond, Sailesh Chopra, John Hobbs with help from Brian Connolly,

The ATLAS Global Trigger Processor U. Schäfer Phase-2 Upgrade Uli Schäfer 1.

System-On-a-Programmable-Chip (SOPC) Implementation of the Silicon Track Card (STC) Thesis Defense By Arvindh-kumar Lalam Department of Electrical and.

D0 Status: 01/14-01/28 u Integrated luminosity s delivered luminosity –week of 01/ pb-1 –week of 01/ pb-1 –luminosity to tape: 40% s major.

All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:

FNAL PMG Feb 5, DØ RunIIb Trigger Upgrade WBS 1.2 Paul Padley, Rice University for the DØ Trigger Upgrade Group.

Silicon Track Trigger Status report 7 Oct (Horst D Wahl) l funding l ongoing activities l what next? l schedule l Webpage of STT group: –

Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.

1 DØ RunIIb Trigger Upgrade: Status Darien Wood for the DØ Trigger Upgrade Group.

All Experimenters MeetingDmitri Denisov Week of September 9 to September 16 D0 Summary  Delivered luminosity and operating efficiency u Delivered: 4.0pb.

SVT Nov 7, 2002Luciano Ristori - Vertex2002_7Nov02.ppt1 SVT The CDF Silicon Vertex Trigger Vertex 2002 Luciano Ristori Istituto Nazionale di Fisica Nucleare.

All Experimenters MeetingDmitri Denisov Week of September 2 to September 8 D0 Summary  Delivered luminosity and operating efficiency u Delivered: 3.9pb.

The DØ Silicon Track Trigger Wendy Taylor IEEE NSS 2000 Lyon, France October 17, 2000  Introduction  Overview of STT  STT Hardware Design u Motherboard.

H.Evans Tevatron Connection: 24-Jun-05 1 B-Physics at DØ Recent Results & Plans Hal Evans(for the DØ B group)Columbia U. 1.B-Physics & the DØ Detector.

D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.

LXWS042 - P. Le Dû n Basic parameters and constraints n Event selection strategy and evolution of architectures n Implementation of algorithms : hardware.

L2 Silicon Track Trigger D0 Trigger Workshop 22 April 2002 Ulrich Heintz Boston University.

Axel Naumann, DØ University of Nijmegen, The Netherlands 04/20/2002 APS April Meeting 2002 Prospects of the Multivariate B Quark Tagger for the Level 2.

W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.

D0 PMG, 07Jun05 1 D. Wood, Trigger Upgrade Status Trigger Upgrade Status  The DØ Trigger Upgrade consists of u Complete replacement of Level 1 calorimeter.

Director’s Review Dec 1999 DO Timeline Old Version J F M A M J J A S O N D J F M D Install silicon front-end ICD FPS Lum (L0) CFT install/hookup.

20 April 2002Bill Lee APS 1 The D0 Silicon Track Trigger Bill Lee Florida State University.

DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford

Samuel Silverstein, Stockholm University For the ATLAS TDAQ collaboration The Digital Algorithm Processors for the ATLAS Level-1 Calorimeter Trigger.

DØ Experiment l Physicists Susan Blessing Sharon Hagopian Vasken Hagopian Stephan L. Linn Harrison B. Prosper Horst D. Wahl Bill Lee Silvia Tentindo-Repond.

ATLAS calorimeter and topological trigger upgrades for Phase 1

Present System Back-end Front End PMT ROS Optical links ADC Pipeline

2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.

Update on CSC Endcap Muon Port Card

Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.

The DZero DAQ System Sean Mattingly Gennady Briskin Michael Clements

CMS EMU TRIGGER ELECTRONICS

DØ Upgrade Run II Introduction Physics Goals Tevatron Upgrade

LHC Collisions.

The Silicon Track Trigger (STT) at DØ

Regional Cal. Trigger Milestone: Production & Testing Complete

Example of DAQ Trigger issues for the SoLID experiment

STT Simulator Status and To Do List

CSC Trigger Muon Port Card & Sector Processor in production

New Calorimeter Trigger Receiver Card (U. Wisconsin)

Communication & Control

A Fast Hardware Tracker for the ATLAS Trigger System

G. Steinbrück STT meeting

HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University

Custom Mezzanine for the MTF7 Processor

Presentation transcript:

L1FW: towers, tracks, correlations D0 Trigger System L2FW:Combined objects (e, m, j) L1FW: towers, tracks, correlations L1CAL L2STT Global L2 L2CFT L2PS L2Cal L1 CTT Muon L1FPD Detector L1 Trigger L2 Trigger 7 MHz 5-10 kHz CAL FPS CPS CFT SMT FPD 1000 Hz

L2STT L1CTT SMT L3 L2CTT preprocess SMT data find clusters associate clusters with L1CTT tracks L3 fit trajectories L2CTT

LVDS serial links for communication between boards L2STT Crate CPU 1 2 spare 3 VBD 4 5 6 7 STC 8 9 10 11 12 13 FRC 14 15 16 TFC 20 19 18 17 21 terminator Sector 1 Sector 2 LVDS serial links for communication between boards

PCI busses for onboard communication Motherboard SCL receiver main logic PCI busses for onboard communication link tx/rx L3 buffer control

L2STT flow chart

D0 trigger architecture L1 Trigger L1 Global L2 Stage L2 Preprocessors Buffers L0 Silicon Fibers Preshw Muon Cal p-bar p L3 Processors 10 kHz 1kHz 10-20Hz tape 250kb/evt Trigger Framework