The common questions in analog layout

Slides:

Advertisements

Similar presentations

Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.

Advertisements

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

EE/MAtE1671 Front-End-Of-Line Variability Considerations EE/MatE 167 David Wahlgren Parent.

EE/MAtE1671 Process Variability EE/MatE 167 David Wahlgren Parent.

Lecture 15, Slide 1EECS40, Fall 2004Prof. White Lecture #15 OUTLINE The pn Junction Diode -- Uses: Rectification, parts of transistors, light-emitting.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

CSCE 612: VLSI System Design Instructor: Jason D. Bakos.

Cmpe222_04des_rules_ppt.ppt1 VLSI Digital Systems Design Process Enhancements and Design Rules.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

Microwave Interference Effects on Device,

1 Mask Documentation of the EE/MatE129 Process Wafers D. W. Parent SJSU.

Lecture 2: CMOS Transistor Theory

DC-DC Fundamentals 1.1 An Introduction

Lecture 3: CMOS Transistor Theory

© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.

IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.

Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –

PCB Layout Introduction

Introduction to FinFet

IC Process Integration

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.

CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.

1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)

What is a Parasitic Channel? Parasitic channel is any conductor placed above the silicon surface that can be potentially induced. Parasitic Channels.

1 Electrical Fundamentals We need some understanding of electrical fundamentals to do the lab exercises. Electric Circuit Consists of: –Power Source: Battery,

Introduction to CMOS VLSI Design CMOS Transistor Theory

Errors due to process variations Deterministic error –Characterized a priori Over etching, vicinity effects, … –A priori unknown Gradient errors due to.

CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.

The Devices: MOS Transistor

MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009

Day 9: September 27, 2010 MOS Transistor Basics

Errors due to process variations

DMT 241 – Introduction to IC Layout

MOS TRANSISTOR (Remind the basics, emphasize the velocity saturation effects and parasitics) Structure of a NMOS transistor.

Errors due to process variations

CMOS Devices PN junctions and diodes NMOS and PMOS transistors

3: CMOS Transistor Theory

6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.

EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1

SIDDAGANGA INSTITUTE OF TECHNOLOGY

CMOS Devices PN junctions and diodes NMOS and PMOS transistors

3. Advanced Rules & Models

VLSI System Design Lect. 2.1 CMOS Transistor Theory

741 Op-Amp Where we are going:.

Electrical Rules Check

Errors due to process variations

Day 10: September 26, 2012 MOS Transistor Basics

Device Physics – Transistor Integrated Circuit

Qualitative Discussion of MOS Transistors

Sung June Kim Chapter 19. MODERN FET STRUCTURES Sung June Kim

Introduction to Layout Inverter Layout Example Layout Design Rules

Short channel effects Zewei Ding.

Prof. Hsien-Hsin Sean Lee

Last Lecture – MOS Transistor Review (Chap. #3)

EMT 182 Analog Electronics I

Semiconductor devices and physics

CMOS Devices PN junctions and diodes NMOS and PMOS transistors

Device Physics – Transistor Integrated Circuit

Lecture 3: CMOS Transistor Theory

CP-406 VLSI System Design CMOS Transistor Theory

Lecture #15 OUTLINE Diode analysis and applications continued

Lecture 3: CMOS Transistor Theory

Device Engineering Team

Lecture 3: CMOS Transistor Theory

Dr. Hari Kishore Kakarla ECE

Presentation transcript:

The common questions in analog layout Author：Jerry Zhao

Content Why!!! Why need match Why need same length Why need unit width to replicate Why need dummy Why need shielding Why care parasitic Why need seal ring Why top metal is immune to antenna effect Know how is not enough, we need know Why!!!

Why need match we need accurate. We are same! You are too fat! NO! Oh, my god! My head is missing! OP Current mirror

Why need match (1) Why unit elements (2)Why common central Many errors source --we only discuss system error oxide and doping gradients error Gate shadow Bird beak effect (LOCOS) Short channel effect lateral etching Oxide gradients

Why need same length Short channel effect (need same λ) The current mirror and OP’s input transistor need same length, not just only same W/L Short channel effect (need same λ) Leff =L - △L △L/L= λVds (one order approximately) Where △L=2LD

Why need unit Width to replicate The multiple current mirrors need unit current cell to repeat Bird beak effect (LOCOS) Narrow channel effect

Why need Dummy The lateral etch affect outsides device The environment effect Lateral etch Same environment And ion distribution Notice Ions distribution

Why need shielding Critical signal need shielding Crosstalk interference Electronic field interference Noise disturbance I don’t like Cross-talk Critical signal Clock line Too many noise! I want to be quiet! Charge affinity sensitive signal Strong signal Hi, The guys arrest us

Why care parasitic Rp Affect R-DAC accuracy. Rp Affect circuit speed Cp Affect circuit speed Cp increase signal couple P. Inductor increase noise ∆V=L*dI/dt Current change abrupt lead to large voltage variety Parasitic Resistor Increase loading Parasitic Capacitor Limit current

Why need seal ring Avoid mobile ion enter die when wafer saw Na+ can move in oxide It affects MOS threshold voltage No way !! The passivation is lacerated! Let’s go!

Why top metal is immune to antenna effect Top metal almost connect diffusion region in geometry (discharge the electrostatic charge.) Dry, HV, long conductor , A lots of Static charges Dangerous!!! Jumper Few charges Safe

Summary Must ask why. Attitude is most important! Thanks!!!