Graded Quiz #6 Oct. 13, 2017 Clicker [AB]

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Module 5 – Sequential Logic Design with VHDL
Sequential Logic in Verilog
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
A look at interrupts What are interrupts and why are they needed.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
A look at interrupts What are interrupts and why are they needed in an embedded system? Equally as important – how are these ideas handled on the Blackfin.
4-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Hardware Detail of Intel.
Some Useful Circuits Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
COE 202: Digital Logic Design Sequential Circuits Part 1
Flip Flop
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
IO Subsystem IV Ports and peripherals. IO Subsystem (1) All devices connected to the system buses, other than memory and CPU – Input and output ports.
Behavioral Modelling - 1. Verilog Behavioral Modelling Behavioral Models represent functionality of the digital hardware. It describes how the circuit.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Interrupts  An interrupt is any service request that causes the CPU to stop its current execution stream and to execute an instruction stream that services.
Grade level: 2 nd grade Content area: Telling time Description: Students will learn how to read a clock. Telling Time.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
MACHINE CYCLE AND T-STATE
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Transferring Data – Primary Memory to Secondary Storage F451 - AS Computing.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
kashanu.ac.ir Microprocessors Interrupts Lec note 8.
A walk through interrupts on the PPC 823
The 8085 Microprocessor Architecture
Buffered, Interrupt-Driven Printer Design Example
Mon. Oct 2 Announcements Quiz Postponed to Wednesday – still only on 2.a + 2.b Video lecture for 2.a posted Lab 6 experiment extension You must come to.
Sequential logic design principles
Direct Memory address and 8237 dma controller LECTURE 6
CPU Sequencing 6/30/2018.
Unit - 1 Interrupts M.Brindha AP/EIE
Wed. Sept 20 Announcements
Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.
Buffered, Interrupt-Driven Printer Design Example
William Stallings Computer Organization and Architecture 7th Edition
Dr. Michael Nasief Lecture 2
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
8086/8088 Hardware Specifications
8085 Interrupts.
Latches, Flip-Flops and Registers
ECE 3430 – Intro to Microcomputer Systems
Introduction to Sequential Logic Design
Latches and Flip-flops
Module 2.E Buffered I/O Tim Rogers 2017.
Module 2.E Buffered I/O Tim Rogers 2017.
Interfacing Memory Interfacing.
Graded Quiz #5 Oct. 4, 2017 Clicker [AB]
Graded Quiz #3 Sept. 15, 2017 Clicker [AB]
Timing Analysis 11/21/2018.
Graded Quiz #2 Sept. 6, 2017 Clicker [AB]
William Stallings Computer Organization and Architecture 7th Edition
Instructor: Alexander Stoytchev
Graded Quiz #7 Oct. 25, 2017 Clicker [AB]
Interrupts.
Registers.
Interrupts 1/18/2019.
Components of a CPU AS Computing - F451.
MSP432™ MCUs Training Part 6: Analog Peripherals
The 8085 Microprocessor Architecture
1) Latched, initial state Q =1
ECE 3430 – Intro to Microcomputer Systems
Flip-Flops.
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
Registers and Counters
CPU Sequencing 7/20/2019.
Presentation transcript:

Graded Quiz #6 Oct. 13, 2017 Clicker [AB] Covers: Module 2.c through 2.F

Buffer Initialization Code Memory Addr Value org $500 pin fcb $0 pout fcb $0 org $800 pBuff rmb 5 Given the circular buffer described in class, what is this buffer’s current state based on the values in memory? (A) Full (B) Empty (C) Partially full (D) This is an invalid state (E) Not enough information to tell Given the circular buffer described in class, what is this buffer’s current state based on the values in memory? (A) Full (B) Empty (C) Partially full  (D) This is an invalid state (E) Not enough information to tell 500h 02h 501h 00h ‘H’ 800h 801h ‘i’ 802h ‘3’ 803h ‘6’ 804h ‘2’

Buffer Initialization Code Memory Addr Value org $500 pin fcb $0 pout fcb $0 org $800 pBuff rmb 5 Given the circular buffer described in class, what is this buffer’s current state based on the state of memory? (A) Full (B) Empty (C) Partially full (D) This is an invalid state (E) Not enough information to tell Given the circular buffer described in class, what is this buffer’s current state based on the state of memory? (A) Full  (B) Empty (C) Partially full (D) This is an invalid state (E) Not enough information to tell 500h 04h 501h 00h ‘H’ 800h 801h ‘i’ 802h ‘3’ 803h ‘6’ 804h 00h

Buffer Initialization Code Memory Addr Value org $500 pin fcb $0 pout fcb $0 org $800 pBuff rmb 5 Given the circular buffer described in class, what producer/consumer behavior could leave the system in the current memory state? (A) producer put a total of 4 values on buffer, consumer has done nothing. (B) producer put a total of 3 values on buffer, consumer has done nothing. (C) producer has put a total of 8 values on the buffer, consumer has taken a total of 5 off. (D) Either (A) or (B) (E) Either (B) or (C) Given the circular buffer described in class, what producer/consumer behavior could leave the system in the current memory state? (A) producer put a total of 4 values on buffer, consumer has done nothing. (B) producer put a total of 3 values on buffer, consumer has done nothing. (C) producer has put a total of 8 values on the buffer, consumer has taken a total of 5 off. (D) Either (A) or (B) (E) Either (B) or (C)  500h 03h 501h 00h 00h 800h 801h 01h 802h 00h 803h 01h 804h 00h

We need an external flip-flop to latch external interrupts because: (A) You need this for a mask (B) The device acts as our clock (C) The interrupt is edge-sensitive and we must hold the flag value (D) The interrupt is level-sensitive and we must hold the flag value (E) None of the above We need an external flip-flop to latch external interrupts because: (A) You need this for a mask (B) The device acts as our clock (C) The interrupt is edge-sensitive and we must hold the flag value (D) The interrupt is level-sensitive and we must hold the flag value  (E) None of the above

To ignore an externally latched interrupt, the CPU should: (A) Clear the device flag (B) Mask the device flag  (C) Stop clocking the flip-flop (D) Do either (A) or (B) (E) None of the above To ignore an externally latched interrupt, the CPU should: (A) Clear the device flag (B) Mask the device flag (C) Stop clocking the flip-flop (D) Do either (A) or (B) (E) None of the above