Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen

Slides:

Advertisements

Similar presentations

Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

ECE C03 Lecture 71 Lecture 7 Delays and Timing in Multilevel Logic Synthesis Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 331 – Digital System Design.

FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.

Lecture #24 Gates to circuits

Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 17: Static Combinational Circuit Design (1/2) Prof. Sherief Reda Division.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Chapter 07 Electronic Analysis of CMOS Logic Gates

1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.

CSIS CSIS Input AND from Transistors Illustrates basic use of IDL-800 Illustrates construction of gates Illustrates the “transistor bleed-through”

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

CS 8421 Computing Systems, Dr. Hoganson Copyright © 2004, 2006 Dr. Ken Hoganson CS Class Will Start Momentarily… CS8421 Computing Systems.

Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.

4. Combinational Logic Networks Layout Design Methods 4. 2

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

Supply Voltage Biasing Andy Whetzel and Elena Weinberg University of Virginia.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers

Bi-CMOS Prakash B.

EE210 Digital Electronics Class Lecture 10 April 08, 2009

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

 A transistor is the basic building block of electronic components.  The average computer may have millions of them within its circuits.  Essentially,

5-2-3 Analogue to Digital Converters (ADC). Analogue to Digital Conversion The process is now the opposite of that studied in Topic Now we wish.

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

VLSI Design Flow The Y-chart consists of three major domains:

COE 360 Principles of VLSI Design Delay. 2 Definitions.

Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.

THE CMOS INVERTER.

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

VLSI System Design Lecture: 1.3 COMS LOGICs

VLSI Testing Lecture 5: Logic Simulation

OPS - Energy Harvesting

UNIT-5 Design of CMOS Op Amps.

Overview Part 1 – Gate Circuits and Boolean Equations

Vishwani D. Agrawal Department of ECE, Auburn University

EI205 Lecture 15 Dianguang Ma Fall 2008.

Lecture 4 EGRE 254 1/26/09.

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

ENG2410 Digital Design “CMOS Technology”

Vibration Energy Harvesting Circuit to Power Wireless Sensor Nodes

Chapter 12 : Field – Effect Transistors

Bushnell: Digital Systems Design Lecture 4

COMBINATIONAL LOGIC.

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.

Chapter 3 – Combinational Logic Design

COMBINATIONAL LOGIC DESIGN

Last time Analysis vs Design General tasks for analysis

Implementation Technology

EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.

AWIM Series Lawndale High School Experiment 6 Dec, 2017

Thought of the Day To be what we are, and to become

Topics Switch networks. Combinational testing..

Digital Logic Experiment

ECE 352 Digital System Fundamentals

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Logic Gates AIM: To know the different types of logic gate

COMBINATIONAL LOGIC - 2.

Presentation transcript:

Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen M. I. Ferguson Vu Duong

Outline Multi-function NAND/NOR circuit controlled by the power supply voltage (Vdd); Programmable Logic Cells. New methods to ensure that circuits produced by evolution can be fabricated; The circuit was fabricated in a 0.5-micron CMOS technology and silicon tests showed good correspondence with the simulations.

Methods used in evolutionary design-for-fabrication Need for comprehensive testing to ensure that evolved solutions cover the intended operational space; Opposing to conventional design, no assumptions on the circuits’ performance outside the points tested during evolution can be reliably made.

Methods used in evolutionary design-for-fabrication Candidate logic circuits were tested in transient analysis for all possible transitions of combinations of input levels; For example, a circuit may respond well as an AND gate to input combinations of levels 0-0, 0-1, 1-0, 1-1. However, it may have a long switching time when inputs 1-1 following 0-0 - and not 1-0 as above, which is not tested in the simple scheme; Increased transient analysis: seven input configuration cases opposed to four.

Methods used in evolutionary design-for-fabrication Loading problem: preliminary experiments showed that evolved circuits were not able to drive similar circuits; Problem: Input/Output impedance of circuit to be evolved is not known in advance; Use of domain knowledge may help: in the case of logic gates we constrain the circuit inputs to connect only to transistor gate terminals, opposed to source or drain: increase input resistive impedance.

Methods used in evolutionary design-for-fabrication Timescale Problem: preliminary evolved logic gates changed their behavior over a "frequency range“, i.e. different responses when tested with slow/DC signals and faster input changing signals; Testing in micro-seconds timescale → Transient solutions; Testing in seconds timescale → Slow gates; Solution: extend the transient analysis duration to avoid transient solutions while keeping the transient analysis step small enough to assess the gate speed.

Evolved Circuit GA parameters: Population of 40 Individuals running for 400 generations

Circuit Layout

Circuit Response In1 In2 Out In1 In2 Out Simulation Silicon

Remarks Stable for  10% variations of Vdd and for temperatures –20oC and 200oC; Evolution obtained a creative novel topology more compact than what has been achieved by multiplexing a NAND and a NOR gate (conventional solution using a standard digital library with external voltage control). No conventional design is available with the logic function controlled by Vdd; Design a 6-transistor NAND/NOR gate controlled by Vdd is a complex task for a human designer; To be published in the IEE computing/digital techniques journal on evolvable hardware. To be published in 2004. Andy Tyrrell (editor), London, England.