Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He

Slides:



Advertisements
Similar presentations
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Advertisements

Group: Wilber L. Duran Duo (Steve) Liu
1 An Adaptive GA for Multi Objective Flexible Manufacturing Systems A. Younes, H. Ghenniwa, S. Areibi uoguelph.ca.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Minimal Skew Clock Synthesis Considering Time-Variant Temperature Gradient Hao Yu, Yu Hu, Chun-Chen Liu and Lei He EE Department, UCLA Presented by Yu.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
Merging Synthesis With Layout For Soc Design -- Research Status Jinian Bian and Hongxi Xue Dept. Of Computer Science and Technology, Tsinghua University,
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Xin-Wei Shih and Yao-Wen Chang.  Introduction  Problem formulation  Algorithms  Experimental results  Conclusions.
Global Routing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Lecture 12 Review and Sample Exam Questions Professor Lei He EE 201A, Spring 2004
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building Yanfeng Wang, Qiang Zhou, Xianlong Hong, and Yici Cai Department of Computer Science and.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
System in Package and Chip-Package-Board Co-Design
1ISPD'03 Process Variation Aware Clock Tree Routing Bing Lu Cadence Jiang Hu Texas A&M Univ Gary Ellis IBM Corp Haihua Su IBM Corp.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
VLSI Physical Design Automation
The Interconnect Delay Bottleneck.
Memory Segmentation to Exploit Sleep Mode Operation
On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs Wanping Zhang1,2, Ling Zhang2, Amirali Shayan2, Wenjian Yu3, Xiang Hu2,
2 University of California, Los Angeles
Tong Jing, Ling Zhang, Jinghong Liang
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
Performance Optimization Global Routing with RLC Crosstalk Constraints
Performance and RLC Crosstalk Driven Global Routing
Chapter 3b Static Noise Analysis
Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
Algorithms for Budget-Constrained Survivable Topology Design
EDA Lab., Tsinghua University
Crosstalk Driven Routing Resource Assignment
Donghui Zhang, Tian Xia Northeastern University
Department of Computer Science and Technology
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

Power/Ground Network Aware and Row- Based Solutions to the Crosstalk Driven Routing Problem Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He CS&T Department EE Department Tsinghua University UCLA Beijing 100084, China Los Angeles, CA, USA Speaker: Jinghong Liang

Outline 1. Introduction 2. Our Work (Power/Ground Network Aware and Row- Based Algorithm) 3. Experimental Results & Discussions 4. Conclusions November 23, 2018 Asicon2005,Shanghai,China

Coupling effects and crosstalk Backgrounds VLSI / ULSI Coupling effects and crosstalk System-On-a-Chip (SOC) Clock frequency increases New challenge to global routing Global routing plays an important role in very/ultra large scale integrated circuits (VLSI/ULSI) physical design The progress in VLSI/ULSI enables system-on-a-chip (SOC) integration instead of system-on-a-board (SOB) integration Chip design is with greatly shrinking of geometries and giga-hertz clock frequencies All these advances enable us to get high-performance chips However, one of the great concerns is coupling effects and crosstalk Crosstalk elimination has become a challenge to global routing November 23, 2018 Asicon2005,Shanghai,China

The existing works can be divided into three categories Previous Work (1) The existing works can be divided into three categories Noise modeling Noise minimization Simultaneous noise minimization and performance optimization . November 23, 2018 Asicon2005,Shanghai,China

Previous Work (2) Simultaneous noise minimization and performance optimization [L. Zhang, T. Jing, X. L. Hong, J. Y. Xu, J. J. Xiong, L.He. ASICON, 2003]----(PO-GR) [J. Y. Xu, X. L. Hong, T. Jing, L. Zhang, J. Gu. ASP-DAC, 2004] [ T. Jing, L. Zhang, J. H. Liang, J. Y. Xu, X. L. Hong, J. J. Xiong, L. He. ASP-DAC, 2005, ]----(AT-PO-GR) All proposed performance optimization global routing algorithms considering crosstalk reduction. The first mainly focuses on coupling capacitance and uses spacing method. The second considers coupling inductance and is based on shield insertion.The last obtain routing solutions with less routing area and greatly decrease running time. [L. Zhang, T. Jing, X. L. Hong, J. Y. Xu, J. J. Xiong, L.He. ISCAS, 2004]----(T-PO-GR) Presented an efficient RLC crosstalk reduction algorithm November 23, 2018 Asicon2005,Shanghai,China

Outline 1. Introduction 2. Our Work (Power/Ground Network Aware and Row- Based Algorithm) 3. Experimental Results & Discussions 4. Conclusions November 23, 2018 Asicon2005,Shanghai,China

Global Routing Graph (GRG) with P/G network November 23, 2018 Asicon2005,Shanghai,China

Our Major Contribution Goal: to meet the practical applications and reduce potential vias The major contribution of this paper is a power/ground network aware and row-based solution to the crosstalk driven routing problem. The proposed algorithm can achieve more than 72% on average improvements for the adjacent edges while considering power/ground network, which greatly reduces potential vias. November 23, 2018 Asicon2005,Shanghai,China

Problem Formulation Let Then we have Minimize Subject to: (1) (2) (3) Formula(1) is the congestion constraint, which forbids the overflow on each GRG edge Formula(2) guarantees the actual delay value from source i to sink j, T(i, j), is no more than the given timing constraint TD (i, j) Formula(3) sets the upper bound of LSK, , for each source sink pair ij. November 23, 2018 Asicon2005,Shanghai,China

LSK Model and Tabu Search LSK Model for RLC Crosstalk Estimation Our crosstalk elimination is based on LSK model, which can be seen in [L. He and K. M. Lepak. ISPD, 2000] Tabu Search It is a famous algorithm and and be seen in many references. November 23, 2018 Asicon2005,Shanghai,China

Incongruous Grid Problem Since we assume that shields provided by P/G network are as long as three GRG edges, the previous routing results should be improved to meet the practical applications. November 23, 2018 Asicon2005,Shanghai,China

Row-Based Solution The “dog-leg” problem. Segments of the same net in adjacent GRG edges but are in different tracks (denoted by the order in the global routing phase), which makes more potential vias in detailed routing. Two segments of Net1 are not in the same track. November 23, 2018 Asicon2005,Shanghai,China

Our Methods(1) 1. Obtain Row-Based Solution(1) We still use Tabu search method to eliminate crosstalk noise. The former cost formula of a GRG edge in AT-PO-GR is cost(x) = w1 c1 + w2 c2 + w3 c3 + w4 c4 where w1, w2, w3, and w4 are the weights that equal to 13, 2, 13, and 10, respectively. c1 is the number of adjacency of sensitivity rate, c2 is the sum of violation Keff value, c3 is the number of Keff violation, and c4 is the number of shield inserted. November 23, 2018 Asicon2005,Shanghai,China

1. Obtain Row-Based Solution(2) But we use a new cost formula as follows to take the “dog-leg” problem into consideration. cost(x) = w1 c1 + w2 c2 + w3 c3 + w4 c4 + w5 c5 where c1,c2,c3,c4,w1,w2,w3 and w4 are the same as that of former cost formula, but we add w5 and c5 here. w5 equals 15, c5 = (1- a / b), a is the number of the adjacent segments of a net in the same tracks, b is the capacity of the GRG edge. So if a is bigger, the cost is smaller. November 23, 2018 Asicon2005,Shanghai,China

Our Methods(2) 2. Tackle Incongruous Grid Problem(1) In former algorithm like AT-PO-GR, we assumed that shields are as long as one GRG edges, which did not take actual P/G network into consideration. Aware of P/G network, we assume that the horizontal shields are as long as 3 GRG edges. We try to make the 3 adjacent horizontal GRG edges have the same shield order by using the following method. November 23, 2018 Asicon2005,Shanghai,China

2. Tackle Incongruous Grid Problem(2) Firstly, we partition all the horizontal GRG edges into edge groups, each of which includes 3 adjacent edges. Then, in the same edge group, we can get the critical edge, which has the largest shield number. After that, we let the same shields track (i.e., the same shield order) in the other two edges (non-critical edges). At last, we can adjust the segments in the non-critical edges to make use of the assigned shields.   November 23, 2018 Asicon2005,Shanghai,China

Outline 1. Introduction 2. Our Work (Power/Ground Network Aware and Row- Based Algorithm) 3. Experimental Results & Discussions 4. Conclusions November 23, 2018 Asicon2005,Shanghai,China

Experimental Environments Platform Hardware: sun V880 fire workstation Software: gcc2.9.1, solaris5.8 Benchmark Data Circuits Number of nets GRG grids C2 745 9*11 C5 1764 16*18 C7 2356 S13207 4953 24*26 AVQ 21581 65*67 Parameters Setting LSK bound at each sink is set to be 1000 Na=350, Nb=20, Nc=10, and Tabu length=3 November 23, 2018 Asicon2005,Shanghai,China

In Comparison with Typical Algorithms AT-PO-GR [t. Jing, L. Zhang, J. H. Liang] Proposed performance optimization global routing algorithms considering crosstalk reduction. It obtain routing solutions with less routing area and running time. RB denotes the algorithm to get a row-based solution. IG denoted the algorithm considering incongruous grid problem. We will compare our RB and IG with the above algorithms focusing on area, running time, etc. November 23, 2018 Asicon2005,Shanghai,China

COMPARSION OF NUMBER OF ADJACENT EDGES HAVE SAME TRACK POSITION Circuits AT-PO-GR RB IG C2 116 339 202 C5 361 413 654 C7 382 416 797 S13207 1382 2322 4770 Avq 3207 5793 12513 Aver imp ------ 72.84% 159.85% November 23, 2018 Asicon2005,Shanghai,China

COMPARSION OF TOTAL WIRE LENGTH Circuits AT-PO-GR RB IG C2 462204 465886 C5 1320742 1327700 C7 1516366 1520446 S13207 9881044 9894684 Avq 9899034 9873887 Aver imp ------ 0.29% November 23, 2018 Asicon2005,Shanghai,China

COMPARSION OF TOTAL RUNNING TIME Circuits AT-PO-GR RB IG C2 87.21 70.44 98.08 C5 257.93 212.20 275.13 C7 331.25 279.21 345.41 S13207 2049.16 1436.15 1822.97 Avq 6171.94 5612.33 6479.56 Aver imp ------ 18.33% -3.47% November 23, 2018 Asicon2005,Shanghai,China

COMPARSION OF TOTAL AREA Circuits AT-PO-GR RB IG C2 168*204 174*203 175*203 C5 304*332 301*333 302*333 C7 342*365 360*377 364*377 S13207 1208*1410 1203*1420 1216*1420 Avq 1216*1001 1215*1003 1223*1003 Aver imp ------ -2.30% -3.08% November 23, 2018 Asicon2005,Shanghai,China

Outline 1. Introduction 2. Our Work (Power/Ground Network Aware and Row- Based Algorithm) 3. Experimental Results & Discussions 4. Conclusions November 23, 2018 Asicon2005,Shanghai,China

Conclusions A performance and RLC crosstalk driven routing algorithm considering P/G network and row-based solution is presented in this paper. The experimental results show this algorithm can take P/G network into consideration to meet the practical applications, and can give a row-based routing solution to minimize potential vias, which is useful for good manufacturability. November 23, 2018 Asicon2005,Shanghai,China

Future Work As our future work, we plan to make our algorithm more practical to real chip routing, and design better strategies for crosstalk elimination. November 23, 2018 Asicon2005,Shanghai,China

Thank you! Jinghong Liang(梁敬弘) Dept . of CST, Tsinghua Univ. Beijing 100084, P. R. China Tel.: +86-10-62785428 Fax: +86-10-62781489 E-mail: liangjh03@mails.tsinghua.edu.cn November 23, 2018 Asicon2005,Shanghai,China