More about DesignWorks

Slides:



Advertisements
Similar presentations
Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Advertisements

Module 5 – Sequential Logic Design with VHDL
NAND-gate Latch. Summary NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and.
 Seattle Pacific University EE Logic System DesignLatches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed.
Setting the flip-flop The normal value of R and S is zero. S (set) = 0 R (reset) = 0 remembered value 1.
ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros.
Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Integrated Circuits. Integrated Circuit (IC) Semiconductor Devices Circuit inside a chip—lots of transistors inside Same Package, Different functions.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Good afternoon. My name is Jeferson Correa. I am a Ph. D
Systems Approach Burglar Alarm Project PROBLEM SITUATION DESIGN
Software for PhotoDetectors CAD modeling, design and circuit simulation, optimization REPUBLIC OF SERBIA MINISTRY OF SCIENCE AND TECHNOLOGY University.
What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.
Multiplexers 1 The output is equal to one of several input signals to the circuit The multiplexer selects which input signal to use as an output signal.
정 용 군 ( 전자공학과 대학원 ) 대상 : VLSI 설계 연구회 1,2,3 학년 기간 : ~ Synopsys Tool 교육 Synopsys 교육 1.
Module 2 : Behavioral modeling TOPIC : Modeling a Digital pulse UNIT 1: Modeling and Simulation.
Daily Sprint 1)A water tank is filled with 2000 gallons of water. Each day, 4% of the water evaporates. No water is added to the tank. To the nearest gallon,
Gates and Logic Dr John Cowell phones off (please)
Quartus II Schematic Design Tutorial Xiangrong Ma
Tutorial 5: Simulating a Design. Introduction This tutorial covers how to perform a functional simulation as well as a timing simulation with the Xilinx.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Figure 10.1 Cross-NOR S-R flip-flop: (a) Set condition; (b) Reset condition.
Monostable Multivibrator
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
Controlling Gates Enabling/Disabling Circuits & Controlled Inverters.
1 VHDL & Verilog Simulator. Modelsim. 2 Change the directory to where your files exist (All of the files must be in a same folder). Modelsim.
Latches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed back into it If the first input is 1, a 1 gets fed back.
Lab 2 Basic Gates in a PLD Module M2.3 Section 4.2 Experiment 2 (p. 63)
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab2 Adders & Multiplexers.
Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
Figure 1.1 The Altera UP 1 CPLD development board.
MTE3 on , Tuesday 9:00-10:15, 10:30-11:45 AM 414W - PAB
ECE 3130 Digital Electronics and Design
More Devices: Control (Making Choices)
Timing issues.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
NAND Gate Truth table To implement the design,
Workflow materials models: template 1
Lesson Objectives Aims
Elec 2607 Digital Switching Circuits
Introduction to Static Timing Analysis:
Logisim Getting Started.
CSCE 211: Digital Logic Design
Inductive Sensor Analysis
Waveforms & Timing Diagrams
ECE 3130 – Digital Electronics and Design
KS4 Electricity – Electronic systems
CSCE 211: Digital Logic Design
  Figure 8.1 Track Layout with Input Sensors and Output Switches and Output Tracks.
Dr. Unnikrishnan P.C. Professor, EEE
Project name and logo Workflow materials models: template 1
Ашық сабақ 7 сынып Файлдар мен қапшықтар Сабақтың тақырыбы:
Windows басқару элементтері
Logic Gates Logic Gates Gateway To Technology
Flip Flops Unit-4.
Department of Electronics
Қош келдіңіздер!.
Inductive Sensor Analysis
Week 11 Flip flop & Latches.
Информатика пән мұғалімі : Аитова Карима.
Presentation transcript:

More about DesignWorks

Label a pin/signal

Select a device

Show Device Info

Show Pin Info

Set a pin’s attributes

Open the Test Vector

Input simulating data

Link Test Vector to active circuit

Blank Timing windows

Add all signals to timing

The simulator window

Simulating now

Waveforms in the Timing window

Enlarged waveforms

Workflow 1. Label all signals you need 2. Set all delays of gates you need 3. Design your own Test Vector 4. Add all signals to timing 5. Select “Step” or “Walk” to simulate 6. The waveforms and the output values should be in both Timing and Test Vector 7. Reset in both Test Vector and Simulator windows for the next run

To be stable In DesignWorks, the delay of a gate can not be greater than its input changes. For example, if the delay of a gate is 30, then in the $Time column of Test Vector, $D 40 is legal, but $D20 is illegal.