Lecture Part A Combinational Logic Design & Flip Flop

Slides:



Advertisements
Similar presentations
컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.
Advertisements

Finite State Machines (FSMs)
CSIS 3510 Computer Organization and Architecture Topics covered in this lecture: –Review of De’Morgan’s Theorem –Using De’Morgan’s Theorem –Building a.
التصميم المنطقي Second Course
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
The Map Method Boolean expressions may be simplified by algebraic means as discussed in Previous lecture However, this procedure of minimization is awkward.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Lecture 1 Combinational Logic Design & Flip Flop 2007/09/07 Prof. C.M. Kyung.
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Lecture 5 Key Locker using FPGA 2007/10/05 Prof. C.M. Kyung.
1.Overview of Course Objective 2.Details of course website, BLOG 3.Details of Syllabus 4.Recommended Books 5.Details of Lab Sessions 6.Introductory concepts.
Lecture 2 Sequential Logic Design 2007/09/14 Prof. C.M. Kyung.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Lecture 6 Coffee Vending Machine using FPGA
Digital Logic Design.
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
Decade Counter (BCD Counter). Introduction A counter which is reset at the 10 th clock pulse is called decade counter. The decade counter is otherwise.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Implementation of LFSR Counter Using CMOS VLSI Technology.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
EMT 351/4 DIGITAL IC DESIGN Week # Synthesis of Sequential Logic 10.
Asynchronous Counters with SSI Gates
EKT 124 / 3 DIGITAL ELEKTRONIC 1
EI205 Lecture 5 Dianguang Ma Fall 2008.
EKT 221 – Counters.
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
Flip-Flop.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Sequential Circuit - Counter -
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Instructor: Alexander Stoytchev
Yee-Wing Hsieh Steve Jacobs
Sequential logic circuits
Digital Fundamentals with PLD Programming Floyd Chapter 10
ECET 105 Innovative Education--snaptutorial.com
ECET 105Competitive Success/snaptutorial.com
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
CPE/EE 422/522 Advanced Logic Design L02
Elec 2607 Digital Switching Circuits
Lecture No. 24 Sequential Logic.
Instructor: Alexander Stoytchev
Digital Logic & Design Lecture 05
EET107/3 DIGITAL ELECTRONICS 1
Design Example “Date of Birth Problem”
Sequential Circuit Analysis & Design
Switching Theory and Logic Design Chapter 5:
Flip-Flops.
Flip Flops Unit-4.
14 Digital Systems.
Presentation transcript:

Lecture Part A Combinational Logic Design & Flip Flop

Combinational Logic Design & Flip Flop 1. Experimental GOAL is Understanding~ (1) Principle of Combinational Logic (2) Simplification of Boolean Function using K-MAP (3) Fundamental of Gate Level Circuit Implement (4) Basic Structure, Principle and Application of Flip Flop (5) Ring counter & Self starting counter

Combinational Logic Design & Flip Flop 2. Combinational Logic Implement Step (1) Understanding about Specification (2) Truth Table & K-Map (3) Find Prime Implicant from the K-Map & Simplification (4) Gate Level Circuit Implement (5) Verification

Combinational Logic Design & Flip Flop 3. Combinational Logic Implement Step - Example (2’s complement viewer) (1) Truth table

Combinational Logic Design & Flip Flop (2) K-Map (3) Boolean Algebra

Combinational Logic Design & Flip Flop (3) Gate level circuit Implement

Combinational Logic Design & Flip Flop 4. Problem Statement (1) (1) 2 bit Magnitude Comparator (2) BCD-to-7 segment display code converter

Combinational Logic Design & Flip Flop 4. Problem Statement (1) (1) 2 bit Magnitude Comparator - Compare two 2-bit Binary number and show the result - The number of output bit is up to you - Ex

Combinational Logic Design & Flip Flop 4. Problem Statement (1) (2) BCD-to-7 segment display code converter - Input 4-bit number should be displayed in 7 segment - Only the number from 0 to 9 is valuable

Combinational Logic Design & Flip Flop - You can use anode or cathode type

Combinational Logic Design & Flip Flop 5. Flip – Flop (1) S - R Latch - Input S (set) = High -->> Output Q = High - Input R (reset) = High -->> Output Q = Low

Combinational Logic Design & Flip Flop (2) S - R Latch with Clock - Latch = Output changes when input changes - Flip Flop = Output changes when Clock changes

Combinational Logic Design & Flip Flop (3) D – Flip Flop - Posedge detection (Dual D - FF)

Combinational Logic Design & Flip Flop (3) D – Flip Flop - Posedge detection (Dual D - FF)

Combinational Logic Design & Flip Flop (4) J-K Flip Flop

Combinational Logic Design & Flip Flop (4) J-K Flip Flop - Falling Edge Detection

Combinational Logic Design & Flip Flop (5) T - Flip Flop - Assign J = K in J-K Flip Flop

Combinational Logic Design & Flip Flop 6. Counter (1) Asynchronous Counter - Each Flip Flop controlled by Q’ of Former FF

Combinational Logic Design & Flip Flop 6. Counter (2) Synchronous Counter - Every Flip Flop controlled by same Clock signal

Combinational Logic Design & Flip Flop 7. Problem Statement (2) (1) Asynchronous Down Counter (2) Synchronous Up Counter

Combinational Logic Design & Flip Flop 7. Problem Statement (2) (1) Asynchronous 3-bit Ring Down Counter - Each Flip Flop controlled by Q’ of Former FF - Accumulation of Flip Flop Delay in Each stage - Using J-K Flip Flop - Sequence : 7-6-5-4-3-2-1-0-7-6-5-4-3-2-1-0-7-6…

Combinational Logic Design & Flip Flop 7. Problem Statement (2) (2) Synchronous 3-bit Self starting Counter - Every Flip Flop controlled by same Clock signal - Each stage has 1 FF delay - Using D Flip Flop - Sequence : 1-3-4-6-7-1-3-4-6-7-1-3-4-6-7-… - If the initial value is 0 or 2 or 5, How can you handle it ?

Combinational Logic Design & Flip Flop 8. Problem Statement (3) (1) Combine BCD-to-7 segment decoder & statement (2) - Result of counter must be expressed on 7-segment display - Counter output should be input of the Decoder - You can use LSB 3bit of the decoder

Combinational Logic Design & Flip Flop 9. Experiment Requirements (1) Equipment - Breadboard - Multimeter - DC Power Supply (2) Component - Switch - 7-segment (cathode & anode) (3) TTL IC’s - 7400 (2 input NAND gate) - 7404 (Inverter) - 7408 (2 input AND gate) - 7410 (3 input NAND gate) - 74LS73 ( Dual J-K flip-flop ) - 74LS74 ( Dual D-Type flip-flop )

Combinational Logic Design & Flip Flop 10. References (1) Textbook - Contemporary Logic Design - Katz (in the past) - Fundamentals of Logic Design - Roth