Physics of Semiconductor Devices

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
CMOS Fabrication EMT 251.
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik

Integrated Circuits (ICs)
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Lecture 7: IC Resistors and Capacitors
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
BJT Processing 1. Implantation of the buried n + layer 2. Growth of the epitaxial layer 3. p + isolation diffusion 4. Base p-type diffusion 5. Emitter.
Katedra Experimentálnej Fyziky Bipolar technology - the size of bipolar transistors must be reduced to meet the high-density requirement Figure illustrates.
INTEGRATED CIRCUITS.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
1 LW 6 Week 6 February 26, 2015 UCONN ECE 4211 F. Jain Review of BJT parameters and Circuit Model HBT BJT Design February 26, 2015 LW5-2 PowerPoint two.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
1 VLSI Fabrication Technology. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Copyright  2004 by Oxford University Press, Inc. Figure A.1 Silicon.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Pentagonal Group Standard Bipolar Process. HISTORY of SEMICONDUCTOR Evolved rapidly over the past 50 years 1 st practical analog integrated circuits appeared.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Outline Introduction CMOS devices CMOS technology
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
NanoFab Trainer Nick Reeder June 28, 2012.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
VLSI Technology Introduction Typical Applications Moore’s Law The cost of fabrication Technology Background What is a chip Fabrication Technology CMOS.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Bipolar IC technology:
CMOS Fabrication EMT 251.
UNIT II : BASIC ELECTRICAL PROPERTIES
Solid State Devices EE 3311 SMU
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Manufacturing Process I
Prof. Haung, Jung-Tang NTUTL
Bonding interface characterization devices
VLSI Design MOSFET Scaling and CMOS Latch Up
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
CMOS Technology Flow varies with process types & company
Silicon Wafer cm (5’’- 8’’) mm
Bipolar Processes Description
Physics of Semiconductor Devices
BIPOLAR INTEGRATED CIRCUIT FABRICATION
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Manufacturing Process I
CMOS Technology Flow varies with process types & company
Manufacturing Process I
Epitaxial Deposition
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Physics of Semiconductor Devices 6.7 Analogue Bipolar Processes 6.8 Digital Bipolar Processes Liu Yunlong

Analogue Bipolar Processes ※ Bipolar process is widely used today for the design and fabrication of analogue integrated circuits. We will begin our consideration of bipolar process by studying a simple example .

Analogue Bipolar Processes Starting materials of (100) or (111) orientation Oxidized to produce about 0.5μm of thermal oxide Define the buried layer Photolithography—implant arsenic(砷) or antimony(锑) (n+ region) A high –temperature drive-in

Analogue Bipolar Processes Ion Implanted(B+) to form the P buried layer Remove the silicon dioxide masking layer Deposite an n-type epitaxial layer(10μm ) on the silicon surface to form the collector

Analogue Bipolar Processes Grow a new silicon dioxide layer over the entire wafer Define the collector upon the buried layer A high –temperature drive-in Remove the silicon dioxide layer and grow a new one

Analogue Bipolar Processes A boron implant is used to produced an extrinsic base A high –temperature drive-in to grow a thermal oxide over the base Photolithography and define the base and isolations An Ion (B+) implantation is used

Analogue Bipolar Processes A high –temperature drive-in for diffusion Photolithography and define the emitter

Analogue Bipolar Processes Photolithography and define the contact windows Evaporate a layer of aluminium over the entire wafer and define the metal connections B E C Process in a low-temperature alloy in a H2/N2 ambient for low-resistance Ohmic cantacts

Analogue Bipolar Processes Standard npn transistor Lateral pnp transistor 3D

Analogue Bipolar Processes Resistor fabrication by bipolar transistor process A base resistor A pinch resistor 200Ω/sq 10KΩ/sq

Analogue Bipolar Processes A metal-oxide-semiconductor capacitor by bipolar transistor process SiO2 Emitter diffusion

Thin Film Silicon-On-Insulator of Bipolar Junction Transistor Osama S Hammad et. al. / International Journal of Engineering Science and Technology Vol. 2(5), 2010, 1037-1046

Digital Bipolar Processes ※ Advances in silicon bipolar technology have led to a considerable improvement in digital circuit performance. A variety of digital circuits have also been designed on high-speed bipolar process. These impressive results have been made possible by the evolution of self-aligned fabrication techniques for bipolar process. The advantages of the self-aligned bipolar transistor versus the conventional oxide-isolated transistors: ◆Reduction of the base resistance ◆Reduction of the collector/base capacitance

Digital Bipolar Processes ▼Reduction of the base resistance: The reduced base resistance is obtained because the p+ extrinsic base is self-aligned to the polysilicon emitter. These two regions of the device are separated by the thickness of the oxide spacer, which is typically less than 0.4μm. The extrinsic base region therefore extends right up to the edge of the active emitter, thereby providing avery low-resistance path to the base contact.

Digital Bipolar Processes n n+ ▼Reduction of the collector/base capacitance: In the self–aligned transistor contact to the base is made via the p+ polysilicon layer, and hence there is no requirement for a contact between metal and single- crystal silicon. This means that the recessed oxide isolation regions can be brought closer together, which makes possible a reduction in the collector/base capacitance.

Digital Bipolar Processes H.GOTO, JOURNAL DE PHYSIQUE ,Colloque C4, suppl6ment au n09, Tome 49, septembre 1988 Bipolar Process Engineering Department, Fuj i t su ~ i m i t e d ,1 015, Kamikodanaka, Nakahara, Kawasaki 211, Japan

Thank You!