MGPA status Mark Raymond (4/9/02)

Slides:

Advertisements

Similar presentations

Multi-stage Amplifiers

Advertisements

January, 2003CMS Ecal MGPA Design Review1 MGPA design review architecture overview and specifications detailed architecture top level functional block.

Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.

August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

October, 2004CMS Tracker Week1 APV settings at cold temperatures Objective: provide recommendations for APV I2C settings for cold operation, for test beam.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.

Analog Electronics Lecture 5.

Analogue Electronics II EMT 212/4

Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

Jean-Marie Bussat – January 31, FPPA2000 characterization history Sumary of tests done at LBNL.

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.

Mechanical Status of EUDET Module Marc Anduze – 05/04/07.

P. Denes Page 1 FPPA-Rad1 UHF1x and FPPA Radiation Hardness Radiation studies performed at OPTIS (PSI) with 72 MeV p and at 88” (LBL) with 55 MeV.

Ginsburg/Ogunnika Final Presentation1 Adjustable Linear Range Operational Transconductance Amplifier with Noise Compensation Overall topology –Basic.

M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.

25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.

October, 2001CMS Tracker Electronics1 Module studies at IC OUTLINE laboratory setup description, APV I2C settings pulse shape studies (dependence on ISHA,

9th July, 2003CMS Ecal MGPA test results1 MGPA test results first results presented 25 th June – repeat here + some new results testing begun 29 th May.

1 VFE/MGPA considerations for EE/VPT EB/EE electrical spec. differences: full-scale signal noise input capacitance dominated by: APD capacitance (x2) for.

Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.

January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.

ICPPA-2015 Moscow Oct ASIC for calorimetric measurements in astrophysical experiment NUCLEON (overview) E. Atkin1, A. Voronin1,2, D. Karmanov2,

Meeting from Mai 10th at ETHZ ArgonTube electronics Charge amplifier or linear amplifer ? Front end module Max Hess.

M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.

LHC Electronics Workshop, Amsterdam, The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie Crooks, Marcus.

1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.

Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

December, 2002CMS Ecal1 MGPA status Design progress since October: main efforts on process spread simulations -> look for robustness to manufacturing tolerances.

R&D status of the very front end ASIC Tilecal week (7 October 2011) François Vazeille Jacques Lecoq, Nicolas Pillet, Laurent Royer and Irakli Minashvili.

1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.

AHCAL Electronics. status and open issues Mathias Reinecke CALICE ECAL/AHCAL - EUDET electronics and DAQ - AIDA DESY, July 5th to 6th, 2010.

Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.

ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.

Lesson 3: Operational Amplifier Circuits in Analog Control

Operational amplifier

PreShower Characterisations

CEPC ScECAL Optimization for the 3th CEPC Physics Software Meeting

Re-engineered MPGA option for VFE

AIDA design review 31 July 2008 Davide Braga Steve Thomas

Integrated Shunt-LDO Regulator for FE-I4

Op-Amp Basics & Linear Applications

Operational Amplifier

EE434 Jason Adams Mike Dierickx

MGPA version 2 submission status – Mark Raymond / Jamie Crooks (RAL)

Status of Electronics Simulation and Energy Resoluton Estimation

Analog FE circuitry simulation

Analogue Electronics Circuit II EKT 214/4

Analogue Electronic 2 EMT 212

Design of the 64-channel ASIC: status

High speed 12 bits Pipelined ADC proposal for the Ecal

ENEE 303 4th Discussion.

10 MHz amplifier status G. Favia

Lecture 13 High-Gain Differential Amplifier Design

Pete Zampardi, Dave Nelson, Steve Rohlfing

Calorimeter Upgrade Meeting

EUDET – LPC- Clermont VFE Electronics

02 / 02 / HGCAL - Calice Workshop

Lecture 13 High-Gain Differential Amplifier Design

Chapter 11 Amplifiers: Specifications and External Characteristics

AMICSA, June 2018 Leuven, Belgium

Readout Electronics for Pixel Sensors

Chapter 5 Operational Amplifiers

Why/When is Taguchi Method Appropriate?

Applications of Basic Electronics Components

Readout Electronics for Pixel Sensors

Presentation transcript:

MGPA status Mark Raymond (4/9/02) Conclusion from preliminary study (July 02) Design which meets spec. looks feasible Design progress since July More realistic design now under simulation complete chip, all 4 channels simultaneously all transistor model (Ideal current sources/sinks now real components) can identify and eliminate/overcome any undesirable inter-channel effects transistor dimensions for much of design now at or close to final RAL meeting (1st Aug.) M.French, L.Jones Technical discussion on design and layout issues no major problems identified layout to begin ~ end Sept (Lawrence Jones) Lawrence to look after I2C interface and bias generator circuitry Areas still needing attention Noise highest gain channel (0 – 2pC, 0 – 50GeV) meets spec. with margin lower gain -> higher noise as V/I resistor increases (non-negligible noise contribution) (only recently perceived as problem) one solution is to redistribute gains between V/I and diff O/P Stages reduce Rvi -> lower noise but higher gain -> compensate by reducing diff O/P gain (currently 9) => all channels no longer identical on chip (probably not an issue?) All simulations to date for nominal process parameters – need to simulate process variation effects on performance Transmission line effects between APD and MGPA? Power supply rejection Target package -> may affect layout (common solution with ADC?) ADC interface & coupling CM level (need more dedicated meeting) ……… Sept, 2002 CMS Ecal

CSA V/I gain resistors external components define CR offset adjust define RC transconductance stage V/I source followers Bias generation I2C interface Sept, 2002 CMS Ecal

Pulse shapes: (out+) – (out-) highest gain (0 -> 2pC, 0 -> 50 GeV) next highest (0 -> 8pC, 0 ->200 GeV) higher gain saturates linear range linear range Sept, 2002 CMS Ecal

next lowest (0 -> 16pC, 0 -> 400 GeV) lowest gain (0 -> 60pC, 0 ->1500 GeV) 2 higher gains saturate 3 higher gains saturate linear range linear range Sept, 2002 CMS Ecal

linearity highest gain lowest gain peak pulse heights linearity [% fullscale] peak pulse heights fit linearity [(peak pulse ht. – fit)*100/fullscale] Sept, 2002 CMS Ecal

highest gain range out + (out +) – (out -) linear range linear range out - Sept, 2002 CMS Ecal