A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.

Slides:



Advertisements
Similar presentations
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Advertisements

TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Video on DSP and FPGA John Johansson April 12, 2004.
Chapter 15 Digital Signal Processing
Configurable System-on-Chip: Xilinx EDK
1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
1 DSP Implementation on FPGA Ahmed Elhossini ENGG*6090 : Reconfigurable Computing Systems Winter 2006.
GPGPU platforms GP - General Purpose computation using GPU
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
L29:Lower Power Embedded Architecture Design 성균관대학교 조 준 동 교수,
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Xilinx Online - Press Announcement Rich Sevcik Xilinx programmable systems, network connected, are upgraded, modified, or fixed after deployment.
Highest Performance Programmable DSP Solution September 17, 2015.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
EE302 Lesson 19: Digital Communications Techniques 3.
System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
J. Christiansen, CERN - EP/MIC
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
STMIK Jakarta STI&K, Jakarta - September Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro.
EE3A1 Computer Hardware and Digital Design
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Academy - Xilinx DSP Page 1 Academy - Xilinx DSP Page 2 Existing DSP Solutions Fixed function DSP devices ASICs Standard DSP processors (only programmable.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
CORE Generator System V3.1i
Xilinx Core Solutions Group
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
By Abhishek.S 8 th Sem,CS Under the guidance of Mrs. Annapurna B.E, MTech Lecturer of NIE.
5G Wireless Technology.
Sridhar Rajagopal Bryan A. Jones and Joseph R. Cavallaro
Programmable Logic Devices
Presenter: Darshika G. Perera Assistant Professor
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
4G-WIRELESS NETWORKS PREPARED BY: PARTH LATHIGARA(07BEC037)
Design for Embedded Image Processing on FPGAs
Introduction to Programmable Logic
Embedded Systems Design
Seminar on…. 5G Wireless Technology By: Niki Upadhyay
Instructor: Dr. Phillip Jones
FPGAs in AWS and First Use Cases, Kees Vissers
Introduction.
Spartan-II + Soft IP = Programmable ASSP
Anne Pratoomtong ECE734, Spring2002
Field Programmable Gate Array
Field Programmable Gate Array
Field Programmable Gate Array
Course Agenda DSP Design Flow.
A Comparison of Field Programmable Gate
Chapter 1 Introduction.
Programmable Logic- How do they do that?
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Win with HDL Slide 4 System Level Design
Digital Signal Processors-1
Xilinx Alliance Series
Presentation transcript:

A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements have resulted in FPGAs that provide you with a million system gates in a single device capable of running at clock rates up to 200MHz. When applied to digital signal processing this enables some new and exciting applications. Xilinx’s new Virtex FPGAs combine the flexibility of a programmable digital signal processor with the performance of a custom IC and give you instant access to the highest performance technology. In this presentation we’ll look at how the dramatic increase in flexible signal processing power is impacting high performance DSP applications. ®

DSP design skyrocketed DSP Past . . . (Last Year) Capabilities in accelerating DSP Application Billions of MACs per second DSP Modeling Tools Optimal Bit Widths XC4000 & Spartan High performance & flexibility Libraries of DSP building blocks Market acceptance Optimized DSP Cores from the Xilinx CORE Generator Number of FPGA-based DSP design skyrocketed A year ago at this conference we presented the capabilities of the XC4000 and Spartan FPGA families in accelerating DSP applications. We talked about their ability to deliver performance in the billions of multiply accumulates per second, we talked about how the Xilinx CORE Generator could deliver optimized DSP building blocks and how DSP modeling tools with bit true capability allowed the DSP designer to optimise their FPGA-based solutions. The number of FPGA-based DSP design starts has skyrocketed. An independent survey conducted by Forward Concepts showed that even prior to 1998, FPGAs were used as often as custom ICs and one third as often as fixed point DSP processors. But in this fast moving technology driven marketplace last years solutions are, in some respects, ancient history. 4000 400 1997 survey concluded that FPGAs are used for new DSP applications as often as custom ICs and 33% as often as DSPs. Source: Forward Concepts Millions of MACs 2 MACs 4085 uP FPGA

DSP Present . . . More DSP capacity Faster clock speeds 27 Billion More DSP capacity From 7,448 to 27,648 Logic cells Faster clock speeds 160 MHz DSP clocks 7x Increased DSP performance 27 Billion 16-bit MACs / second Lower cost 100 Million MACs per $ Billions of MACs per Second Let’s move the clock ahead a year and look at what has happened to programmable DSP solutions. With the introduction of Virtex FPGAs late last year DSP parallel processing capacity has increased seven fold. The combination of more logic cells and faster clock rates makes it is possible to achieve 27 billion 16 bit multiply accumulates per second (FIR filter benchmark) in a single Virtex device at a cost of 100 million MACs per dollar. With new DSP applications demanding more performance this technology provides capabilities beyond those of the most aggressive DSP processor technology. 4 Billion 2 Billion Data rates are above 1 MHz in 26% of new design starts Source: Forward Concepts 1997 survey Processor XC4000 V1000 8 MACs FPGA FPGA

New DSP System Level Features Efficient multi-rate FIR filters Block RAM Block RAM Block RAM More on-chip storage Distributed RAM - FIR Filter Block RAM - FFT buffers Shift registers - D.A. & serial Multiply “AND” - 200 MHz DLL - Multi-rate clocks High speed serial arithmetic Faster and efficient multipliers Simplified clock generation The Virtex family has many features that have been optimised for DSP applications. In addition to the distributed RAM feature that originally enabled efficient multi-rate FIR filters, Virtex has block memory resources that provide more on-chip storage and enable applications such as single chip, high speed parallel FFT solutions. More efficient shift registers enable better data buffering and high speed serial arithmetic, and system level features such as delay locked loops simplify clock generation and help to increase data transfer rates off-chip. Logic Cell: Look-up table or Distributed RAM HDL-Friendly Programmable Interconnect

Increased HDL Design Efficiency For DSP Functions Improved logic synthesis results HDL Code, DSP Cores Verilog, VHDL CORE Generator + HDL Synthesis Cores for fast design time and optimal results Fast, Efficient Results Capacity to spare This combination of millions of programmable gates, improved logic synthesis results for DSP functions, and and the increasing number of optimal DSP cores enables high performance results and efficient design in the shortest possible time.

Flexibility and Performance For demanding New Applications Communications Satellite modems Cellular base stations Spread spectrum Cable xDSL Military radio Video and Image Processing DTV, HDTV Video conferencing Medical imaging Digital photography Digital copiers

Flexibility and Performance For Video and Image Processing More complex 2-dimensional algorithm 2D FIR, 2D DCT, Wavelet Larger computational mask Real time image processing Implement emerging standards JPEG2000, MPEG4, Digital TV

Flexibility and Performance For Communications Applications Develop advanced DSP algorithms and test in real time Migration of digital processing toward antenna Multiple & smart antenna processing Better spectrum utilization Advanced error control - Turbo codes Software / configurable radio Multiple modulation, error correction and data encryption schemes with one platform 28.8 Billion MAC - Heterodyne / Polyphase FIR 10usec. 1024 point complex FFTs in one device

4 Million Programmable Gates 100 Billion MACs Configurable - Software Radio Reconfigurable Satellite Modem

Internet Reconfigurable Logic Tools for Network Configurable Radio And the DSP Future . . . Internet Reconfigurable Logic Tools for Network Configurable Radio 500 Billion Virtex JBITs Java API WWW IRL Unlimited Performance Billionss of MACs Remote Wireless Applications Add new features Support new standards Bug fixes System maintenance New business model 64 Billion 27 Billion X Billion V1000 V2000 FPGA 1998 1999 2002

Today’s FPGA Solutions Fulfilling the DSP Prophecy Continuous Performance Increases + Flexibility VHDL Verilog DSP Functions IRL Tools Network- Configurable Radio Reaching for the Trillion MAC Mark ®

Passport Question Question: Answers: 2) Exploit Data parallelism Name 2 important areas where Xilinx FPGA opens new horizons for Digital Signal Processing applications Answers: 1) High sample rate 2) Exploit Data parallelism

Passport To Xilinx Partners Demo Stations (Visit 2) Xilinx DSP - High-Performance Fast Fourier Transform (FFT) Xilinx DSP - Reed Solomon GV & Associates - Test and integration solutions Nallatech, Ltd - FPGA based DSP system based Perigee - Real-time video Partners Booths (Visit 2) Frontier Design - C to HDL tools Integrated Silicon Systems (ISS) - Telecom and DSP cores Win a Sony Mini-Disk Player / Recorder!