SOPC DE10-Lite Basic Computer Parallel port

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Web Server Implementation On DE2 Final Presentation
1 Memory-Mapped I/O Lecture 23 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Chung-Ta King National Tsing Hua University
ECE Department: University of Massachusetts, Amherst ECE 354 Lab 3: Transmitting and Receiving Ethernet Packets.
Avalon Switch Fabric. 2 Proprietary interconnect specification used with Nios II Principal design goals – Low resource utilization for bus logic – Simplicity.
Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
My First Nios II for Altera DE2-115 Board 數位電路實驗 TA: 吳柏辰 Author: Trumen.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
NIOS II Ethernet Communication Final Presentation
Configurable System-on-Chip: Xilinx EDK
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
Programming I/O for Embedded System. Page 2 Overview Basis: A DE2 Computer Architecture Parallel I/O 7-Segment Display Basic Manipulating 7-Segment Display.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
Getting the O in I/O to work on a typical microcontroller Activating a FLASH memory “output line” Part 1 Main part of Laboratory 1 Also needed for “voice.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Dr. Kimberly E. Newman Hybrid Embedded wk3 Fall 2009.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
OS Implementation On SOPC Final Presentation
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
UART and UART Driver B. Ramamurthy.
ECE Department: University of Massachusetts, Amherst Using Altera CAD tools for NIOS Development.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Computer Architecture and Organization Introduction.
GBT Interface Card for a Linux Computer Carson Teale 1.
NIOS II Ethernet Communication Final Presentation
1 Introduction CEG 4131 Computer Architecture III Miodrag Bolic.
Lab 2 Parallel processing using NIOS II processors
Embedded Systems Design with Qsys and Altera Monitor Program
Embedded Systems Lecture 4 January 20, 2016.
Using Linux with ARM Tutorial #3.
Exercise 5: Developing an Embedded Application Write a software application to run on the system that we built in the previous exercise Compile the code.
Modified Harvard architecture 8-bit RISC single chip microcontroller Complete System-on-a-chip On Board Memory (FLASH, SRAM & EEPROM) On Board Peripherals.
Not So Deep Blue The original Deep Blue. LED chess board Track movements of all pieces Show possible moves Track game time Detect piece movement -Magnets/Reed.
Lecture 2. A Computer System for Labs
Computer Organization
AT91SAM7X256 - PIO YoonMo Yeon
Nios II Processor: Memory Organization and Access
CS4101 嵌入式系統概論 General Purpose IO
Lab 0: Familiarization with Equipment and Software
Lab 1: Using NIOS II processor for code execution on FPGA
I/O Systems.
ECE354 Embedded Systems Introduction C Andras Moritz.
UNIT – Microcontroller.
CS4101 嵌入式系統概論 General Purpose IO
UART and UART Driver B. Ramamurthy.
My First Nios II for Altera DE2-115 Board
Microcomputer Systems 1
Avalon Switch Fabric.
System Interconnect Fabric
Introduction to Microprocessors and Microcontrollers
Course Presentation – Spring 2018
Bare Metal System Software Development
UART and UART Driver B. Ramamurthy.
ECEG-3202 Computer Architecture and Organization
Intel 8080 Processor The 8080 was an 8-bit processor
Figure 17.2 It is important that the Advanced Import Options be set as shown here.
ECEG-3202 Computer Architecture and Organization
Low cost FPGA implimentation of tracking system from USB to VGA
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
INTRODUCTION TO COMPUTER ARCHITECTURE
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
8051 Micro Controller.
UNIT-III Pin Diagram Of 8086
Presentation transcript:

SOPC DE10-Lite Basic Computer Parallel port SISTEMI EMBEDDED SOPC DE10-Lite Basic Computer Parallel port Federico Baronti Last version: 20180307

DE10-Lite Basic Computer Simplified version of the DE10-Lite Computer provided by Intel University Program Processor: Nios II/e Memory: SDRAM and On-chip memory I/O: Parallel ports: LEDs, HEX3_HEX0, HEX5_HEX4, Sliders_Switches, Pushbuttons, etc. Other peripherals: JTAG UART, Interval_timer, sysid

DE10-Lite Basic Computer (cont.) X

Parallel port (1) Peripheral interface for general purpose I/O Based on Altera’s PIO core customized for DE-series boards Controlling LEDs, acquiring data from Switches, etc.

Parallel port (2) 4x 32-bit memory-mapped registers n actual number of I/O pins

Parallel port (3) Managing PIO in C program: Use of pointers to unsigned int initialized with PIO base memory address (we’ll learn soon other ways!) LEDs red_LEDs_ptr 0x10000000 0xFF200000 0xFF20000C Sliders_Switches sliders_ptr 0x10000040 0xFF200040 0xFF20004C volatile unsigned int *red_LED_ptr = (unsigned int *) 0xFF200000; //red LED address volatile unsigned int *sliders_ptr = (unsigned int *) 0xFF200040; //SW slider switch address

Parallel port (4) Why volatile attribute? I/O registers may change even if the program does not modify them! The peripheral hardware may modify their contents Volatile tells the compiler do not make any optimization to the code involving an object declared with the volatile attribute

*red_LED_ptr = *slider_ptr; Parallel port (5) Reading/Writing I/O registers: *red_LED_ptr = *slider_ptr;

Putting into practice Let’s start our first program with Nios II processor Control the status of each DE10-Lite board red LED through the corresponding slider switch (LEDRi = Swi)