Detailed Analysis of MiBench benchmark suite

Slides:



Advertisements
Similar presentations
S CRATCHPAD M EMORIES : A D ESIGN A LTERNATIVE FOR C ACHE O N - CHIP M EMORY IN E MBEDDED S YSTEMS - Nalini Kumar Gaurav Chitroda Komal Kasat.
Advertisements

Chuanjun Zhang, UC Riverside 1 Low Static-Power Frequent-Value Data Caches Chuanjun Zhang*, Jun Yang, and Frank Vahid** *Dept. of Electrical Engineering.
WCED: June 7, 2003 Matt Ramsay, Chris Feucht, & Mikko Lipasti University of Wisconsin-MadisonSlide 1 of 26 Exploring Efficient SMT Branch Predictor Design.
Energy Evaluation Methodology for Platform Based System-On- Chip Design Hildingsson, K.; Arslan, T.; Erdogan, A.T.; VLSI, Proceedings. IEEE Computer.
Energy Efficient Instruction Cache for Wide-issue Processors Alex Veidenbaum Information and Computer Science University of California, Irvine.
ECE 232 L2 Basics.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 2 Computer.
EET 4250: Chapter 1 Performance Measurement, Instruction Count & CPI Acknowledgements: Some slides and lecture notes for this course adapted from Prof.
Evaluation of Branch Predictors Using High-density-branch Programs Fang Pang MEng. Lei Zhu MEng. Electrical and Computer Engineering Department University.
Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications A. Chormoviti, N. Vassiliadis, G. Theodoridis, S. Nikolaidis.
Introduction to Computer Architecture SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING SUMMER 2015 RAMYAR SAEEDI.
Lecture 2: Technology Trends and Performance Evaluation Performance definition, benchmark, summarizing performance, Amdahl’s law, and CPI.
Apr 14,2003CPE 631 Project Performance Analysis and Power Estimation of ARM Processor Team: Ajayshanker Krishnamurthy Swathi Tanjore Gurumani Zexin Pan.
ICMetrics Experimental Platform Jenya Kovalchuk University of Essex 27 January 2012 Ecole Centrale of Lille 1 Part-financed by the European Regional Development.
Chapter 1 CSF 2009 Computer Abstractions and Technology.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
Korea Univ B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors 컴퓨터 · 전파통신공학과 최병준 1 Computer Engineering and Systems Group.
Micro processor and Micro Controllers
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
Generating and Executing Multi-Exit Custom Instructions for an Adaptive Extensible Processor Hamid Noori †, Farhad Mehdipour ‡, Kazuaki Murakami †, Koji.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Florida State University Automatic Tuning of Libraries and Applications, LACSI 2006 In Search of Near-Optimal Optimization Phase Orderings Prasad A. Kulkarni.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 3 General-Purpose Processors: Software.
General Concepts of Computer Organization Overview of Microcomputer.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Chapter 1 Computer Abstractions and Technology. Chapter 1 — Computer Abstractions and Technology — 2 The Computer Revolution Progress in computer technology.
Input-Output Organization
Performance Analysis of the Compaq ES40--An Overview Paper evaluates Compaq’s ES40 system, based on the Alpha Only concern is performance: no power.
Lecture 11: 10/1/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
ARM offers a broad range of processor cores to address a wide variety of applications while delivering optimum performance, power consumption and system.
Simulation of Decode Filter Cache using SimpleScalar simulator Presented by Fei Hong.
Academic PowerPoint Computer System – Architecture.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Processing Hardware, Software. Hardware Hardware Processing is performed by a computer ’ s central processing unit and is measured by the clock speed.
Addressing Instruction Fetch Bottlenecks by Using an Instruction Register File Stephen Hines, Gary Tyson, and David Whalley Computer Science Dept. Florida.
ADAPTIVE CACHE-LINE SIZE MANAGEMENT ON 3D INTEGRATED MICROPROCESSORS Takatsugu Ono, Koji Inoue and Kazuaki Murakami Kyushu University, Japan ISOCC 2009.
Data Reuse in Embedded Processors Peter Trenkle CPE631 Project Presentation.
Liana Duenha (FACOM and Unicamp) A SystemC Benchmark Suite for Evaluating MPSoC Tools and Methodologies Rodolfo Azevedo (Unicamp)
??? ple r B Amulya Sai EDM14b005 What is simple scalar?? Simple scalar is an open source computer architecture simulator developed by Todd.
Lecture 2: Performance Evaluation
Microprocessor and Microcontroller Fundamentals
Computer Organization and Architecture + Networks
TIMING DIAGRAM OF 8085 By Sadhish Prabhu.
Computing Systems Organization
Visit for more Learning Resources
Introduction to SimpleScalar
Overview Instruction Codes Computer Registers Computer Instructions
Microcomputer Architecture
CSCE 212 Chapter 4: Assessing and Understanding Performance
Introduction to SimpleScalar (Based on SimpleScalar Tutorial)
Running OpenSSL Crypto Algorithms in Simplescalar
Figure 8.1 Architecture of a Simple Computer System.
Tosiron Adegbija and Ann Gordon-Ross+
Microprocessor & Assembly Language
Stephen Hines, David Whalley and Gary Tyson Computer Science Dept.
Another Performance Evaluation of Memory Hierarchy in Embedded Systems
Figure 8.1 Architecture of a Simple Computer System.
Christophe Dubach, Timothy M. Jones and Michael F.P. O’Boyle
Topics Introduction Hardware and Software How Computers Store Data
Topic 5: Processor Architecture Implementation Methodology
Hyesoon Kim Onur Mutlu Jared Stark* Yale N. Patt
Chapter 1 Introduction.
Topic 5: Processor Architecture
In Search of Near-Optimal Optimization Phase Orderings
Computer Evolution and Performance
Embedded Processors.
Computer Architecture
What Are Performance Counters?
Srinivas Neginhal Anantharaman Kalyanaraman CprE 585: Survey Project
Martin Croome VP Business Development GreenWaves Technologies.
Presentation transcript:

Detailed Analysis of MiBench benchmark suite Lin Tang, Shweta Mokashi EEL 5764 Computer Architecture

Overview Motivation MiBench benchmark suite Simulation Methodology Simulation Results Future work

Motivation Majority of microprocessors employed in embedded domain Features like instruction distribution, memory behavior and available parallelism distinguish embedded applications from other applications Most widely used SPEC benchmarks characterize workload for general purpose computers Wide range of applications makes it difficult to characterize the embedded domain

MiBench Suite All programs are freely available as standard C code Benchmarks are divided into six suites - each suite targets a specific area of embedded market Benchmarks Automotive and Industrial Control: Processors require performance in basic math abilities, bit manipulation, data input/output and simple data organization Network: Require processors involving shortest path calculations, tree and table lookups and data input and output

MiBench Suite (contd.) Security: Includes algorithms for data encryption, decryption and hashing Consumer Devices: Multimedia applications which include jpeg encoding/decoding, image color format conversion, image dithering, color palette reduction, MP3 encode/decoding, and HTML typesetting Office Automation: Text manipulation algorithms representing office machinery like printers, fax machines and word processors Telecommunications: Benchmarks consist of voice encoding and decoding algorithms, frequency analysis and a checksum algorithm

MiBench Benchmarks Auto/ Industrial Network Security Consumer Devices Office Automation TeleComm Basicmath Djikstra Blowfish encode Jpeg Rsynth Crc Bitcount Patricia Blowfish decode Lame stringsearch Fft Qsort Rjindael decode mad ifft Susan (edges) Sha sha tiff2rgba Susan (corners) Blowfish tiffdither Susan (smoothing) tiffmedian

Simulation Methodology Simulation Tool: SimpleScalar ARM Branch prediction schemes: Bimodal Comb Gshare Notaken Taken Cache Miss Rate as a function of … Cache size N-way set associative ARM Configuration

Instruction count

Instruction Mix

Cache Miss Rates

Branch Prediction results

ARM Configurations

Instructions per cycle

Future work Power Analysis using Sim-panalyzer Estimate power consumption in different components that model distinct parts of computer – cache power, datapath and execution power, clock tree power and I/O) power

Questions???