Presentation – 1 Nov 2011 Jim Jackson, NRAO EVLA/VLBA Project / Systems Engineer Synthesizers.

Slides:



Advertisements
Similar presentations
HARP-B Local Oscillator
Advertisements

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Mark McKinnon EVLA Advisory Committee Meeting May 8-9, Budget, Schedule, Contingency Mark McKinnon Project Manager.
ESODAC Study for a new ESO Detector Array Controller.
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.
Digital Baseband Converter Ying Xiang Xiuzhong Zhang Shanghai Astronomical Observatory China.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
Programmable logic and FPGA
RF controls for MICE Andrew Moss Sept 06. What we need A flexible easy to use solution to control the amplitude, phase and timing of the MICE RF amplifiers.
Phase Locked Loop Design Matt Knoll Engineering 315.
Clock Noise in Sampled Data Systems Sampled Data System.
Phase Locked Loops Continued
Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.
1 Chelmsford Amateur Radio Society Advanced Licence Course Murray Niman G6JYB Slide Set 6: v1.01, 1-Oct-2004 (4) Transmitters - Principles & Synthesisers.
DSP Techniques for Software Radio DSP Front End Processing Dr. Jamil Ahmad.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Backend electronics for radioastronomy G. Comoretto.
Digital Parts of Receivers and Transmitters Vilmos Rösner.
Adopting Multi-Valued Logic for Reduced Pin-Count Testing Baohu Li, Bei Zhang and Vishwani Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
Digital Filters Mike Davis. Requirements Avoid non-linearity up to and through the analog to digital (A/D) converter Use enough bits to adequately represent.
National Radio Astronomy Observatory May 17, 2006 – Legacy Projects Workshop VLA/VLBA Large Projects Jim Ulvestad Assistant Director, NRAO.
Multirate Signal Processing
Systems Integration and Testing EVLA Advisory Committee Meeting, March 19-20, 2009 Jim Jackson Systems Engineer.
A Low-Cost Phase Cal Monitor and RFI Spectrum Analyzer for VLBI2010 Mark-5 / Mark-6 using Cheap,COTS Software Defined Radio (SDR) Hardware & Software Gleaned.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Low Latency Clock Domain Transfer for Simultaneously Mesochronous, Plesiochronous and Heterochronous Interfaces Wade Williams Philip Madrid, Scott C. Johnson.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Overlapped modulation structure Overlapped modulation structure Overlapped harmonic structure Overlapped harmonic structure Spurious spectral components.
J. Christiansen, CERN - EP/MIC
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
Eleventh Synthesis Imaging Workshop Socorro, June 10-17, 2008 THE VLBA SENSITIVITY UPGRADE Craig Walker, NRAO.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
NGU Proposed revision of recommendation CCSDS (401-B-20) on TC bit rate NGU WG Fall CCSDS Meeting - London UK - Oct 25, 2010.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
P. NapierEVLA Advisory Committee Meeting September 8-9, EVLA Advisory Committee Project Overview P. Napier, Project Manager Management, Schedule,
P.NapierEVLA Advisory Comm, 14 Dec 2004 Project Overview Peter Napier, EVLA Project Manager Status 2003 Committee Response.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
Leon Abeyta LO-IF Engineer EVLA LO-IF PDR 22 January EVLA LO/IF Central and Antenna Reference Generation.
Mark McKinnon NSF Mid-Project Review May 11-12, Baseline Project Definition Mark McKinnon Project Manager.
Travis Newton LO-IF Engineer EVLA LO/IF PDR January IF Downconverter Travis Newton LO/IF Engineer.
G7 - Practical Circuits 1 G7 - PRACTICAL CIRCUITS [3 exam question - 3 groups] G7A - Power supplies; schematic symbols G7B - Digital circuits; amplifiers.
Chuck KutzEVLA Front-End CDR – LO/IF System April 24, EVLA Front-End CDR EVLA Front-Ends and the EVLA LO/IF System.
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
P.NapierEVLA Advisory Committee, 10 June, EVLA ADVISORY COMMITTEE PROJECT OVERVIEW Scope Organization Schedule Budget, personnel.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
Electronic Devices and Circuit Theory
WIDAR Correlator Options and Potential Craig Walker NRAO Socorro U.S. VLBI Technical Coordination Meeting May 14-15, 2007.
Propose to replace HPDs in R1 and R2 with SIPMs, ASAP
Chapter 13 Linear-Digital ICs
Fall CCSDS Meeting - London UK - Oct 25, 2010
A 13.5-mW 5-GHz Frequency Synthesizer With Dynamic Divider
Direct Digital Synthesis: Applications to Radar
EVLA Advisory Committee Meeting System Status
Terry Cotter LO/IF Group Leader
Terry Cotter LO/IF Group Leader
Microwave Synthesisers
EVLA System PDR System Overview
Terry Cotter LO/IF Group Leader
EVLA Advisory Committee Meeting System Status
Transmitters Advanced Course requires a detailed knowledge of Transmitters and Receivers This session covers Transmitter Block Diagrams, Oscillators and.
EVLA Construction Status
EVLA Advisory Panel Mtg. System Overview
Programmable logic and FPGA
Presentation transcript:

Presentation – 1 Nov 2011 Jim Jackson, NRAO EVLA/VLBA Project / Systems Engineer Synthesizers

VLBA L GHz synthesizer – 3 per antenna – Maintainability / Spare parts are becoming a concern – Coarse tuning steps The new RDBEs eliminated the fine tuning of the Baseband Converters The two L104s driving the IF converters should be finer resolution – Earlier proposal was not funded EVLA and ALMA evaluating synthesizers for upgrade paths – Current designs already approaching 10 years old – Performance / reliability is good but not ideal No currently funded efforts – EVLA / VLBA funding unlikely in near future 2

Synthesizers Synthesizer designs being investigated – FPGA Direct Digital Synthesis (DDS) with direct multiplication to Microwave frequencies Switched fixed frequency filters Tuned filters (such as YTF) Matt Luce / Kerry Shores / Jim Jackson investigating – FPGA DDS providing multiplied reference for PLL / Oscillator based Synthesizer A different variant than current EVLA / ALMA designs Chip Scott / Rob Long investigating – Sigma-Delta DDS based synthesizer Proprietary work by an outside vendor Could utilize either of the above solutions 3

Synthesizers Advances in technology that may help: – Field Programmable Gate Arrays (FPGAs) with: faster clock speeds Higher speed SERDES interfaces – Digital to Analog converters Much faster clocks and higher resolution reduce Spurious Free Dynamic Range Sigma Delta D/A converters – Low phase noise alternatives to YIG oscillators 4

Questions? Project Engineer Jim Jackson (575)