Parallel Architectures

Slides:



Advertisements
Similar presentations
PIPELINE AND VECTOR PROCESSING
Advertisements

Prepared 7/28/2011 by T. O’Neil for 3460:677, Fall 2011, The University of Akron.
Lecture 38: Chapter 7: Multiprocessors Today’s topic –Vector processors –GPUs –An example 1.
Parallel computer architecture classification
SISD—Single Instruction Single Data Xin Meng Tufts University School of Engineering.
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Computer Science: An Overview Tenth Edition by J. Glenn Brookshear Chapter.
Tuesday, September 12, 2006 Nothing is impossible for people who don't have to do it themselves. - Weiler.

Multiprocessors CSE 471 Aut 011 Multiprocessors - Flynn’s Taxonomy (1966) Single Instruction stream, Single Data stream (SISD) –Conventional uniprocessor.
Models of Parallel Computation Advanced Algorithms & Data Structures Lecture Theme 12 Prof. Dr. Th. Ottmann Summer Semester 2006.
Arquitectura de Sistemas Paralelos e Distribuídos Paulo Marques Dep. Eng. Informática – Universidade de Coimbra Ago/ Machine.
1 Computer Science, University of Warwick Architecture Classifications A taxonomy of parallel architectures: in 1972, Flynn categorised HPC architectures.
Introduction to Parallel Processing Ch. 12, Pg
CMSC 611: Advanced Computer Architecture Parallel Computation Most slides adapted from David Patterson. Some from Mohomed Younis.
Flynn’s Taxonomy of Computer Architectures Source: Wikipedia Michael Flynn 1966 CMPS 5433 – Parallel Processing.
Course Outline Introduction in software and applications. Parallel machines and architectures –Overview of parallel machines –Cluster computers (Myrinet)
Parallel Computing Basic Concepts Computational Models Synchronous vs. Asynchronous The Flynn Taxonomy Shared versus Distributed Memory Interconnection.
04/04/20071 Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision.
10-1 Chapter 10 - Advanced Computer Architecture Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring.
ECE 259 / CPS 221 Advanced Computer Architecture II (Parallel Computer Architecture) Novel Architectures Copyright 2004 Daniel J. Sorin Duke University.
1 Chapter 1 Parallel Machines and Computations (Fundamentals of Parallel Processing) Dr. Ranette Halverson.
Pipeline And Vector Processing. Parallel Processing The purpose of parallel processing is to speed up the computer processing capability and increase.
Flynn’s Taxonomy SISD: Although instruction execution may be pipelined, computers in this category can decode only a single instruction in unit time SIMD:
Department of Computer Science University of the West Indies.
CHAPTER 12 INTRODUCTION TO PARALLEL PROCESSING CS 147 Guy Wong page
Multi-core.  What is parallel programming ?  Classification of parallel architectures  Dimension of instruction  Dimension of data  Memory models.
Chapter 9: Alternative Architectures In this course, we have concentrated on single processor systems But there are many other breeds of architectures:
Flynn’s Architecture. SISD (single instruction and single data stream) SIMD (single instruction and multiple data streams) MISD (Multiple instructions.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Chapter 2 Data Manipulation. © 2005 Pearson Addison-Wesley. All rights reserved 2-2 Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine.
Parallel Computing.
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Data Manipulation Brookshear, J.G. (2012) Computer Science: an Overview.
1 Basic Components of a Parallel (or Serial) Computer CPU MEM CPU MEM CPU MEM CPU MEM CPU MEM CPU MEM CPU MEM CPU MEM CPU MEM.
Computer Architecture And Organization UNIT-II Flynn’s Classification Of Computer Architectures.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Lecture 3: Computer Architectures
Chapter 2: Data Manipulation
Parallel Processing Presented by: Wanki Ho CS147, Section 1.
3/12/2013Computer Engg, IIT(BHU)1 INTRODUCTION-1.
CPS 258 Announcements –Lecture calendar with slides –Pointers to related material.
LECTURE #1 INTRODUCTON TO PARALLEL COMPUTING. 1.What is parallel computing? 2.Why we need parallel computing? 3.Why parallel computing is more difficult?
Classification of parallel computers Limitations of parallel processing.
Processor Level Parallelism 1
These slides are based on the book:
Auburn University COMP8330/7330/7336 Advanced Parallel and Distributed Computing Parallel Hardware Dr. Xiao Qin Auburn.
Flynn’s Taxonomy Many attempts have been made to come up with a way to categorize computer architectures. Flynn’s Taxonomy has been the most enduring of.
A Level Computing – a2 Component 2 1A, 1B, 1C, 1D, 1E.
Parallel Processing: Architecture Overview
CHAPTER SEVEN PARALLEL PROCESSING © Prepared By: Razif Razali.
Introduction to Parallel Computing
CMSC 611: Advanced Computer Architecture
Parallel computer architecture classification
buses, crossing switch, multistage network.
Parallel Processing - introduction
Course Outline Introduction in algorithms and applications
CS 147 – Parallel Processing
Flynn’s Classification Of Computer Architectures
MIMD Multiple instruction, multiple data
Chapter 17 Parallel Processing
Symmetric Multiprocessing (SMP)
Chapter 2: Data Manipulation
buses, crossing switch, multistage network.
Overview Parallel Processing Pipelining
AN INTRODUCTION ON PARALLEL PROCESSING
Part 2: Parallel Models (I)
Chapter 2: Data Manipulation
Chapter 4 Multiprocessors
COMPUTER ARCHITECTURES FOR PARALLEL ROCESSING
Chapter 2: Data Manipulation
Presentation transcript:

Parallel Architectures 04/04/2007

Overview This paper is a rehash of a paper that appeared in 1972 “Some Computer Organizations and Their Effectiveness.” IEEE Transactions on Computers, C-21(9):948-960, September 1972. Four basic parallel computer taxonomies SISD SIMD MISD MIMD Each has it’s purpose 04/04/2007

SISD Single Instruction Single Data – sequential (unless you consider the micro-code level) Pentium (of old) VAX SGI Your stereo-typical Von Neumann machines Controller PE Fetch/Decode/Execute 04/04/2007

SIMD Single Instruction Multiple Data – data level parallelism All PEs do the same operations synchronously on their own separate data Connection Machine CM-1, CM-2 IUA CAAPP level Vector processor within SISD machines such as the Cray Fetch/Decode Controller PE Execute 04/04/2007

MISD Multiple Instruction Single Data – dataflow parallelism Systolic array Pipeline machines Not talked about all that much Controller PE Fetch/Decode/Execute 04/04/2007

MIMD Multiple Instruction Multiple Data – control/process level parallelism Cosmic Cube Connection Machine CM-5 IUA ICAP level Controller PE Fetch/Decode/Execute 04/04/2007

SPMD Single Program Multiple Data – data and control level parallelism Can be sub-classed from either SIMD or MIMD PEs have identical programs but separate program counters (asynchronous SIMD) Fetch Controller PE Decode/Execute 04/04/2007

Interesting Bits Claims that SIMD is of “limited application” I think this is unfair but maybe closer to the truth than what Thinking Machines, Inc. was pushing “networking commodity workstations through a local area network” as a MIMD architecture SETI started in 1984 which was prior to publication – I imagine he did not have such a statement in the 1972 paper “However, we cannot expect that the ease of programming these improved configurations will advance” … “few of which are foreseeable.” He speaks from experience and common sense 04/04/2007

End Notes Four basic parallel computer taxonomies SISD SIMD MISD MIMD Each has it’s purpose If someone builds/sells only 1 type, they will try to convince you that you don’t need the rest, no matter which type they build/sell 04/04/2007