LOAD.DATATYPE ADDRESS  VALUE STORE.DATATYPE ADDRESS, VALUE

Slides:

Advertisements

Similar presentations

Advertisements

Chapter 2 Microprocessor Bus Transfers. Big- and Little-Endian Ordering Bit-endian processor architecture –High-order-byte-first (H-O-B-F) map the highest-order.

MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory

Memory Hierarchy. Smaller and faster, (per byte) storage devices Larger, slower, and cheaper (per byte) storage devices.

Computer Organization and Architecture Tutorial 2 Kenneth Lee.

Computer Architecture Lecture 08 Fasih ur Rehman.

Basic Operational Concepts of a Computer

1 ECE243 I/O Hardware. 2 ECE243 Basic Components.

Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.

Dr. Rabie A. Ramadan Al-Azhar University Lecture 6

Raster-scan system In addition to the central processing unit a special purpose processor called the video controller or display controller is used to.

CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.

Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.

Computers Internal Communication. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.

Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.

Computer Science 101 Computer Systems Organization.

7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)

Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.

Computer Organization Rabie A. Ramadan Lecture 3.

Computer Architecture System Interface Units Iolanthe II in the Bay of Islands.

1 ECE243 ISA: Instruction Set Architecture. 2 A TYPICAL PC Motherboard (CPU, MEMORY) Hard drive CD/DVD R/W USB Connectors Graphics card Monitor Keyboard.

1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.

Part IVI/O Systems Chapter 13: I/O Systems. I/O Hardware a typical PCI bus structure 2.

Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.

CIT 140: Introduction to ITSlide #1 CSC 140: Introduction to IT Operating Systems.

Chapter 3 Getting Started. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. Objectives To give an overview of the structure of a contemporary.

1 load [2], [9] Transfer contents of memory location 9 to memory location 2. Illegal instruction.

1 Classification of instructions 4-address instructions 3-address instructions 2-address instructions 1-address instructions 0-address instructions.

Computing Science Computer Structure: Lesson 1: Processor Structure

Computer Organization

MIPS Arithmetic is 32 bits

Department of Computer Science and Engineering

TIMING DIAGRAM OF 8085 By Sadhish Prabhu.

UNIT 9 Computer architecture

Computer Systems – Memory & the 3 box Model

Dr. Rabie A. Ramadan Al-Azhar University Lecture 5

EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access

Dr. Michael Nasief Lecture 2

Von Neumann model - Memory

CS703 - Advanced Operating Systems

Computer Architectures M

Computer Organization and Assembly Language (COAL)

פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים

Data Representation – Instructions

Memory Systems Digital Systsems M.

Number Representations and Basic Processor Architecture

University of Gujrat Department of Computer Science

a = b + c: Register version

Interfacing with I/O Devices

Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.

COMS 161 Introduction to Computing

Historical/Functional Development of CPU-Devices Interface

Intel 8080 Processor The 8080 was an 8-bit processor

8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B

Principles of Computers 20th Lecture

Von Neumann model - Memory

Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations.

8086 processor.

CS 286 Computer Organization and Architecture

Unit-I 80386DX Architecture

//HDL Example 7-1 // //Read and write operations of memory. //Memory size is 64 words of 4 bits each. module.

CPU Structure CPU must:

A Top-Level View Of Computer Function And Interconnection

Cache Memory and Performance

A Top-Level View Of Computer Function And Interconnection

Microprocessor I 7/18/2019.

Presentation transcript:

LOAD.DATATYPE ADDRESS  VALUE STORE.DATATYPE ADDRESS, VALUE CPU MEMORY DEVICE LOAD.DATATYPE ADDRESS  VALUE STORE.DATATYPE ADDRESS, VALUE

To Memory and Devices Processor 32 Address A31-A0 ADDRESS 8 DataOut Do7-Do0 DATA 8 DataIn Di7-Di0 Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY READ #1 To Memory and Devices Processor 32 Address A31-A0 8 DataOut Do7-Do0 DATA 8 DataIn Di7-Di0 Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY READ #2 To Memory and Devices Processor 32 Address A31-A0 8 DataOut Do7-Do0 DATA 8 DataIn Di7-Di0 Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY WRITE #1 To Memory and Devices Processor 32 Address A31-A0 8 DataOut Do7-Do0 DATA 8 DataIn Di7-Di0 Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY WRITE #2 To Memory and Devices Processor 32 Address A31-A0 8 DataOut Do7-Do0 DATA 8 DataIn Di7-Di0 Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

BYTES, HALF-WORDS, WORDS 30 Address A31-A2 ADDRESS 32 DataOut Do31-Do0 DATA 32 DataIn Di31-Di0 4 ByteEnable Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

BE0 BE1 BE2 BE3 D0 – D7 D8 – D15 D15 – D23 D24—D31 x…x00 x…x01 x…x10 x…x11

Operation A31-A2 BE3-BE0 LOAD.WORD 10000 0…0100 1111 LOAD.HWORD 10000 0011 LOAD.HWORD 10010 1100 LOAD.BYTE 10000 0001 LOAD.BYTE 10001 0010 LOAD.BYTE 10010 0100 LOAD.BYTE 10011 1000 LOAD.BYTE 11010 0…0110 LOAD.BYTE 11101 0…0111

MEMORY READ #1 To Memory and Devices Processor 30 Address A31-A2 32 DataOut Do31-Do0 DATA 32 DataIn Di31-Di0 4 ByteEnable Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY READ #2 To Memory and Devices Processor 30 Address A31-A2 32 DataOut Do31-Do0 DATA 32 DataIn Di31-Di0 4 ByteEnable Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY WRITE #1 To Memory and Devices Processor 30 Address A31-A2 32 DataOut Do31-Do0 DATA 32 DataIn Di31-Di0 4 ByteEnable Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

MEMORY WRITE #2 To Memory and Devices Processor 30 Address A31-A2 32 DataOut Do31-Do0 DATA 32 DataIn Di31-Di0 4 ByteEnable Processor To Memory and Devices R/W ME CONTROL` ACK 32 IRQ IRQ31-IRQ0

Store.hword 0x200000, value  sth r9, 0(r8) .text I1: movhi r8, r0, %hi(0x200000)  assume it’s @ 0x1000 I2: ori r8, r8, %lo(0x200000) I3: ldh r9, 2(r8) I4: addi r9, r9, 1 I5: sth r9, 0(r8) Load.word 0x1000  fetch I1 Load.word 0x1004  fetch I2 Load.word 0x1008  fetch I3 Load.hword 0x200002  ldh r9, 2(r8) Load.word 0x100c  fetch I4 Load.word 0x1010  fetch I5 Store.hword 0x200000, value  sth r9, 0(r8)

Load.word 0x1000 30 Address A31-A2 = 0000 0000 0000 0000 0001 0000 0000 00 32 DataOut Do31-Do0 32 DataIn Di31-Di0 = 4 ByteEnable = 1 Processor R/W = 1 ME = 1 ACK 32 IRQ IRQ31-IRQ0

Load.word 0x1000 30 Address A31-A2 = 0000 0000 0000 0000 0001 0000 0000 00 32 DataOut Do31-Do0 32 DataIn Di31-Di0 = movhi r8, r0, %hi(0x200000) 4 ByteEnable = 1 Processor R/W = 1 ME = 1 ACK = 1 32 IRQ IRQ31-IRQ0

CONNECTING MULTIPLE DEVICES 30 Address A31-A2 32 DataOut Do31-Do0 32 DataIn Di31-Di0 4 Processor ByteEnable R/W ME ACK 32 IRQ IRQ31-IRQ0

CONNECTING MULTIPLE DEVICES 30 Address A31-A2 32 DataOut Do31-Do0 32 DataIn Di31-Di0 4 ByteEnable Processor R/W ME ACK 32 IRQ IRQ31-IRQ0

CONNECTING MULTIPLE DEVICES 30 Address A31-A2 32 DataOut Do31-Do0 32 DataIn Di31-Di0 4 ByteEnable Processor R/W ME ACK 32 IRQ IRQ31-IRQ0

CONNECTING MULTIPLE DEVICES 30 Address A31-A2 DataOut Do31-Do0 32 32 Data D31-D0 32 4 ByteEnable DataIn Di31-Di0 R/W ME ACK Processor 32 IRQ IRQ31-IRQ0

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 8 Do7-Do0 Di7-Di0 8 D0-D31 BE 4 Processor R/W ME W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 8 Do7-Do0 Di7-Di0 8 D0-D31 BE 4 Processor R/W 1 STORE ME W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 8 Do7-Do0 Di7-Di0 8 D0-D31 BE WORD 4 Processor R/W STORE ME 1 W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 == 0x30 0000 (upper 32 bits) 8 Do7-Do0 Di7-Di0 8 D0-D31 BE WORD 4 Processor R/W STORE ME 1 W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 == 0x30 0000 (upper 32 bits) 8 Do7-Do0 Di7-Di0 8 D0-D31 BE WORD 4 Processor R/W STORE ME 1 W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 == 0x30 0000 (upper 32 bits) 8 Do7-Do0 Di7-Di0 8 D0-D31 BE WORD 4 Processor R/W 1 STORE ME W ACK IRQ IRQ31-IRQ0 32

A Write I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 == 0x30 0000 (upper 32 bits) 8 Do7-Do0 Di7-Di0 8 D0-D31 BE WORD 4 Processor R/W 1 STORE ME W ACK 1 IRQ IRQ31-IRQ0 32

Word address match STORE.WORD 0x00300000, 0xfabfadad A31-A2 = 0000 0000 0011 0000 0000 0000 0000 0000

A Read I/O Register STORE.WORD 0x00300000, 0xfabfadad Processor 32 A31-A0 8 Do7-Do0 Di7-Di0 8 D0-D31 BE 4 Processor R/W ME R ACK IRQ IRQ31-IRQ0 32

Mutiplexing the Data In and Data Out

BUS vs. Point to Point