ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: H. Singh, M.-H. Lee, G. Lu,

Slides:

Advertisements

Similar presentations

Embedded System, A Brief Introduction

Advertisements

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

Project Title (as descriptive as possible) Group Members CPE Computer Engineering Design I Electrical and Computer Engineering.

Course-Grained Reconfigurable Devices. 2 Dataflow Machines General Structure:  ALU-computing elements,  Programmable interconnections,  I/O components.

Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.

Project Name Group Name: Customer: Name of Customer Project Manager: Student Name1 Project Facilitator: Student Name1 Customer Liaison/Domain Expert:Student.

University of Kansas Research Interests David Andrews Rm. 324 Nichols

1 Computer Engineering Department Islamic University of Gaza ECOM 6301: Selected Topics in Computer Architectures (Graduate Course) Fall Prof.

5.1 Chaper 4 Central Processing Unit Foundations of Computer Science  Cengage Learning.

Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

1 Computer Engineering Department Islamic University of Gaza ECOM 6301: Advanced Computer Architectures (Graduate Course) Fall 2013 Prof. Mohammad A. Mikki.

Parallel Computing Basic Concepts Computational Models Synchronous vs. Asynchronous The Flynn Taxonomy Shared versus Distributed Memory Interconnection.

Paper Review I Coarse Grained Reconfigurable Arrays Presented By: Matthew Mayhew I.D.# ENG*6530 Tues, June, 10,

LAN Switching and Wireless – Chapter 2

HOCT: A Highly Scalable Algorithm for Training Linear CRF on Modern Hardware presented by Tianyuan Chen.

Computer Architecture. “The design of a computer system. It sets the standard for all devices that connect to it and all the software that runs on it.

Architectures for mobile and wireless systems Ese 566 Report 1 Hui Zhang Preethi Karthik.

Paper Review: XiSystem - A Reconfigurable Processor and System

Exploiting Data Parallelism in SELinux Using a Multicore Processor Bodhisatta Barman Roy National University of Singapore, Singapore Arun Kalyanasundaram,

Chapter 1 Introduction. Objectives To explain the definition of computer architecture To discuss the history of computers To describe the von-neumann.

CPE731: Advanced Computer Architecture Course Introduction Dr. Gheith Abandah د. غيث علي عبندة.

Central Processing Unit. MAJOR COMPONENTS OF CPU.

Lu Hao Profiling-Based Hardware/Software Co- Exploration for the Design of Video Coding Architectures Heiko Hübert and Benno Stabernack.

Summary Background –Why do we need parallel processing? Moore’s law. Applications. Introduction in algorithms and applications –Methodology to develop.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

COARSE GRAINED RECONFIGURABLE ARCHITECTURES 04/18/2014 Aditi Sharma Dhiraj Chaudhary Pruthvi Gowda Rachana Raj Sunku DAY

A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing Author: Satendra Kumar Maurya, Lawrence T. Clark Publisher: IEEE TRANSACTIONS.

-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.

Server HW CSIS 4490 n-Tier Client/Server Dr. Hoganson Server Hardware Mission-critical –High reliability –redundancy Massive storage (disk) –RAID for redundancy.

컴퓨터교육과 이상욱 Published in: COMPUTER ARCHITECTURE LETTERS (VOL. 10, NO. 1) Issue Date: JANUARY-JUNE 2011 Publisher: IEEE Authors: Omer Khan (Massachusetts.

System Architecture Directions for Networked Sensors.

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: P. Eles, Z. Peng, K. Kuchcinski,

LAN Switching and Wireless – Chapter 2

A Level Computing – a2 Component 2 1A, 1B, 1C, 1D, 1E.

CHAPTER SEVEN PARALLEL PROCESSING © Prepared By: Razif Razali.

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Introduction to parallel programming

Computer architecture and computer organization

CSE 3322 Computer Architecture

CS 147 – Parallel Processing

CPE731: Advanced Computer Architecture Course Introduction

Internet of Things: State of the Art

CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

Flynn’s Classification Of Computer Architectures

Energy Efficient Computing in Nanoscale CMOS

CSE-591 Compilers for Embedded Systems Code transformations and compile time data management techniques for application mapping onto SIMD-style Coarse-grained.

Reconfigurable Hardware Scheduler for RTS

Array Processor.

Digital Processing Platform

LAN Switching and Wireless – Chapter 2

Parallel Architectures Based on Parallel Computing, M. J. Quinn

Hyunchul Park, Kevin Fan, Manjunath Kudlur,Scott Mahlke

Compiler Back End Panel

Paper discussed in class: H. Zhang, V. Prabhu, V. George, M. Wan, M

Compiler Back End Panel

Paper discussed in class: D. Verkest, K. Van Rompay, I. Bolsens, H

A High Performance SoC: PkunityTM

Ghifar Parahyangan Catholic University August 22, 2011

Template of ICMLC & ICWAPR Poster

LAN Switching and Wireless – Chapter 2

Describe two features of…

Overview Prof. Eric Rotenberg

Course Outline for Computer Architecture

NetPerL Seminar Hardware/Software Co-Design

Motivation Contemporary big data tools such as MapReduce and graph processing tools have fixed data abstraction and support a limited set of communication.

Paper discussed in class: A. Kalavade, E

Paper discussed in class: M. Chiodo, P. Giusto, A. Jurecska, H

Paper discussed in class: S. Hauck, T. Fry, M. Hosler, J

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, E. M. Chaves Filho, “MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications”, IEEE Transactions on Computers, Vol. 49, No. 5, May 2000, pp. 465-481.

Brief description of the paper content Briefly, what is the paper discussing? What is the motivation for this work? Describe the structure of the MorphoSys architecture

Taxonomy for Reconfigurable Systems What paradigm is MorphoSys proposing? How is this similar/different from the ideas in Pleiades? What criteria are used to analyze a reconfigurable system? Discuss these criteria (granularity/depth of programmability/reconfigurability/interface/computation models).

Taxonomy for Reconfigurable Systems Discuss Table I and Table II. Explain the differences between SIMD array processors and SIMD-based reconfigurable systems.

MorphoSys Architecture Discuss the Reconfigurable Cell Array (Figure 3). Structure. Reconfiguration modes. What is the correlation between application domain and this structure? What activities does the programmable processor perform?

MorphoSys Architecture Frame Buffer What specific instructions were introduced for the programmable processor?

MorphoSys Architecture Discuss the instructions in Table 3. What is overlap of computation and data transfers? What are its merits? Limitations? What is the operation mode? What parallel operation do take place during operation?

Design of Components What is the structure of an Reconfigurable Cell (Figure 5)? Context Register. Discuss Figure 6. Context Memory Organization. Context Broadcast. Dynamic Reconfiguration. Selective Context Enabling.

Design of Components Interconnect network. What hierarchical levels are there in the network? Summarize the architectural features of MorphoSys. Compare with Pleiades. Discuss advantages and limitations.