Project Step 2 – A single bit slice of the ALU

Slides:



Advertisements
Similar presentations
1/8/ VerilogCopyright Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.
Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 5 Step 2 in behavioral modeling. Use of procedures.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 4 Step 1 in transitioning to behavioral modeling. We will wire behavioral.
L26 – Datapath ALU implementation
1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
L16 – VHDL for State Machines with binary encoding.
1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.
L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.
1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.
Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 6 Step 3 in behavioral modeling. Use of packages.
MicroBaby ALU.
State Machine Design with an HDL
Basic Language Concepts
Subtitle: How to design the data path of a processor.
Modification that can be done to the datapath.
Behavioral modeling of a dual ported register set.
Copyright Joanne DeGroat, ECE, OSU
Modification that can be done to the datapath.
The continuation of a grand tour of the language.
EE694v-Verification-Lect11
Copyright Joanne DeGroat, ECE, OSU
Copyright Joanne DeGroat, ECE, OSU
Project Step 1 Due – see webpage
L21 – Register Set.
L25 – Datapath ALU.
MicroBaby Datapath.
Copyright Joanne DeGroat, ECE, OSU
State Machine Design with an HDL
Design Specification Document
A floating point multiplier behavior model.
Step 2 in behavioral modeling. Use of procedures.
How do you achieve deterministic concurrent simulation.
Timing & Concurrency II
Copyright Joanne DeGroat, ECE, OSU
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
IEEE Floating Point Adder Verification
A floating point multiplier behavior model.
An overview of the Verilog HDL.
Behavioral modeling of a dual ported register set.
Copyright Joanne DeGroat, ECE, OSU
The IEEE Floating Point Standard and execution units for it
Structural Modeling and the Generate Statement
Project Step 2 – A single bit slice of the ALU
Copyright Joanne DeGroat, ECE, OSU
A floating point multiplier behavior model.
The continuation of a grand tour of the language.
Copyright Joanne DeGroat, ECE, OSU
Timing & Concurrency II
Step 2 in behavioral modeling. Use of procedures.
L4 – An overview of Quartis
Step 3 in behavioral modeling. Use of packages.
© Copyright Joanne DeGroat, ECE, OSU
Timing & Concurrency II
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
System Controller Approach
Copyright Joanne DeGroat, ECE, OSU
Project Step 2 – A single bit slice of the ALU
Structural Modeling and the Generate Statement
Presentation transcript:

Project Step 2 – A single bit slice of the ALU Structural Modeling 1 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Project Step Overview Write the Entity and Architecture for the carry chain bit slice block of the multifunction ALU Use it and the generic unit from Project Step 1 to generate a single slice of the ALU 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Detailed of code you write The Entity for the Carry Chain Unit The Architecture (dataflow style) of the Carry Chain Unit An Entity and Architecture for the single slice of the ALU This will require external interface for all inputs and outputs of a single slice 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Signals needed The single slice interface Data – A, B P block control – P(0 to 3) K block control – K(0 to 3) Carry In Carry Out R block control – R(0 to 3) Results output – F Internal Signals for P and K, Pint and Kint 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Plus component instantiations To instantiate a component that has been compiled into the library First declare it in the declarative region of the architecture This is easiest done by simply copying the Entity interface of the unit and changing ENTITY to COMPONENT, delete the IS, and change the END unit_name to END COMPONENT Also, do a configuration also in this region 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The configuration For these first examples just use FOR ALL : unit_label_used_in_component_decl USE ENTITY WORK.unit_name(arch_name); Will see later that ALL can be changed to specific instantiation labels. The unit_label must match that of the component declaration when you instantiate it in the Architecture Assuming that you have called your library WORK 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU The instantiation Once declared and configured the unit can be use between the BEGIN and END of the ARCHITECTURE (instantiated) Provide a label for the instantiation Use named signals to wire to the inputs and outputs. 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU

Copyright 2006 - Joanne DeGroat, ECE, OSU Turn in requirements Turn in: (Carmen drop box) A copy of your code Your code will be very similar to every other students but it won’t be exact. A copy of the complete waveform and a copy zoomed into 0 to 650ns A copy of the listing file after you have “collapsed deltas” and set the radix to hex 1/8/2007 - L5 PS2 Structural Slice Copyright 2006 - Joanne DeGroat, ECE, OSU