Trigger status Fan-out Trigger processor

Slides:



Advertisements
Similar presentations
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Advertisements

DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 Report on FEE for PID o Reminder o TOF o EMCAL o Summary Jean-Sebastien Graulich, Geneva.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
S.Veneziano – INFN Roma July 2003 TDAQ week CMA LVL1 Barrel status ATLAS TDAQ week July 2003.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
Parallel Data Acquisition Systems for a Compton Camera
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
Radioactive source and cosmic-ray test for the MWPC Davide Pinci on behalf of the Frascati-Roma1 MWPC group.
TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
FONT5 digital feedback boards
FSSR2 block diagram The FSSR2 chip architecture is virtually identical to that of FPIX2. Each strip is treated as one pixel cell (Pseudo-Pixel architecture)[*]
PADME Front-End Electronics
MicroTCA Development and Status
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
The Data Handling Hybrid
Test Boards Design for LTDB
vXS fPGA-based Time to Digital Converter (vfTDC)
Baby-Mind SiPM Front End Electronics
Electronics Trigger and DAQ CERN meeting summary.
Pixel panels and CMOS Read-out electronics
L0TP studies Clock and distribution Scheme Busy handling
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
AFE II Status First board under test!!.
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
PADME L0 Trigger Processor
The University of Chicago
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
DC trigger test Present layout Trigger electronics
Trigger status Fan-out Trigger processor
DC trigger test Trigger electronics Experience with cosmic
Front-end digital Status
Christophe Beigbeder/ PID meeting
VELO readout On detector electronics Off detector electronics to DAQ
University of California Los Angeles
Trigger system Marián Krivda (University of Birmingham)
Pi Logic Controller Teresa Núñez DESY Photon Science
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
FPGA Based Trigger System for the Klystron Department
Tests Front-end card Status
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
DC trigger Present DC design Lab tests and implementation.
PID meeting Mechanical implementation Electronics architecture
Command and Data Handling
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
Presentation transcript:

Trigger status Fan-out Trigger processor P. Albicocco, P.B., P. Ciambrone, E. Leonardi, D. Tagnani

Fan out OK its timing properties are good enough for the experiment ARTEL is going to produce then as soon as possible

Timing studies After studing timing properties when sampling@1GHz we understood that as far as the trigger time and the EMC are concerned the precision we get on the measurement is fine. but we need to be more accurate when dealing with Cherekov

2.5 GHz studies A factor 16 in Oversampling shows a resolution of 0.7/16*0.4 ns (16 ps). We could do even better but we do not care Left side ch0-ch1 right side ch8-ch9 Average value: 0 Same oversampling factor resolution About 2/16 *0.4 ns (50 ps). Left side ch0-tr0 right side:ch8-tr1 Average value: 3

2.5 GHz combining different channel from different mezz cards Each Channel w/r to its own trigger. Resolution: 3/16*0.4 ns = 75 ps

2.5 GHz The flash adc is based on domino ring architecture. this fact has several implication: a) its behaviour is determined but internal delay lines which must be calibrated b) different physical reagion of the chip can behave differently this fact can have impact on time resolution at different time.

2.5 GHz studies inserting external delay lines 2 delay lines have been added to ch1 input and ch2 input in order to get about 2ns delay and 5 ns delay so that we can stimulate different physical reagion of the chip delay lines.

2.5 GHz final Just to remember the problem: ch0-tr0 different from ch0-ch1 rms = 2/16*0.4 ns RMS = 1.9 Delay=81.77/16*0.4=2,04ns RMS = 1.8 Delay=201,7/16*0.4=5,04ns

2.5 further check Ch1 and Ch2 both delayed by 5 ns to see if the problem was induced by the external delay or by the chip delay lines. RMS = 50 ps RMS = 25 ps!!! CH2-Ch0 RMS=50 ps My conclusios: the problem is in the chip delay line.

Fan-out signal output simulation

Fan-out protoype timing properties checked. They closely follow experiment specs. ARTEL is producing 7 boards. We should have them by 31/3/2018. The boards will be checked one by one but interaction with daq is trivial.

1) 1 LVDS to 2 ECL Trigger Distributor RF 50Hz Cosmic Random Silicon chip ??? 1) 1 LVDS to 2 ECL Trigger Distributor ICS853S9252 Skew 15ps, Skew Part to Part 50ps, Propagation Delay 175ps Jitter 45fs RMS Fmax 122MHz Rise/fall Time 135ps -3.3V 1) ECL to Analog Trigger. Jitter max 150ps RMS Tbase ~30ns Rise/fall Time 10ns at -1V CPU TRIGGER LVDS Trigger Low Active ~20ns 1 to 16 LVDS Trigger Distributor ICS8516 Skew 90ps, Skew Part to Part 90ps, Propagation Delay 2,4ns Jitter 148fs RMS Fmax 700MHz Rise/fall Time 100/500ps 3.3V CAEN ADC CONTROL 1 to 2 LVDS Trigger Distributor ICS8516 Skew 90ps, Skew Part to Part 90ps, Propagation Delay 2,4ns Jitter 148fs RMS Fmax 700MHz Rise/fall Time 100/500ps 3.3V SILICON Chip . 16) 1 LVDS to 2 ECL Trigger Distributor ICS853S9252 Skew 15ps, Skew Part to Part 50ps, Propagation Delay 175ps Jitter 45fs RMS Fmax 122MHz Rise/fall Time 135ps -3.3V Board 1 1 LVDS to 32 Analog Trigger Distributor Jitter max 150ps RMS Tbase ~30ns Rise/fall Time 10ns -1V Board 2 1 LVDS to 32 Analog Trigger Distributor Jitter max 150ps RMS Tbase ~30ns Rise/fall Time 10ns -1V 32) ECL to Analog Trigger. Jitter max 150ps RMS Tbase ~30ns Rise/fall Time 10ns at -1V

1 to 2 LVDS Trigger Distributor CPU TRIGGER Ethernet for PC comunicator Possibility to have Linux sistem with server machine, in ARM processor. Possibility to have SPI I2C JTAG USB protocol interface AES-Z7MB-7Z020-SBC-I-G FPGA on-board for integrate trigger logic. 4 or more LEMO TRIGGER INPUT AES-Z7MB-7Z020-SBC-I-G TRIGGER OUT Silicon 1 to 2 LVDS Trigger Distributor ICS8516 Skew 90ps, Skew Part to Part 90ps, Propagation Delay 2,4ns Jitter 148fs RMS Fmax 700MHz Rise/fall Time 100/500ps 3.3V LVDS IO CONTROL RJ45 Trigger LVDS OUT1 RJ45 Trigger LVDS OUT1

CPU trigger -> TIMEPIX3 We had a meeting on the 23° november 2017 The following things were discussed and decided: The interaction with TIMEPIX3 occurs via 4 signal CLK (common to EMC fe), T2TP3, TSHUTTER, BUSY The CLK is common to the EMC (same chip 40 MHz CLK) The BUSY signal is asseterd by the TIMEPIX3 fe and delivered to the CPU trigger.

Trigger timing diagram Stanford (BTF master trigger signal) Physics DV Trigger cal programmable delay T0 Trigger timepix3 programmable delay Programmable shutter window signal size shutter timepix3 programmable delay Paolo Branchini INFN Roma Tre

CPU trigger (brain) 3D model This is the brain of the CPU-trigger

CPU-trigger full design The real «brain» of the system. Slave trigger Distribution for fan-out units Ethernet Interface to daq system Trigger input lines NIM std Busy clk and Signal handling for timepix3

Next steps for CPU-trigger The project is almost complete we are checking again the board layout and signal distribution We might need a simple test to validate the 40 MHz clk distribution. We think we’ll send out gerber file by early next week. We might be late due to the time needed to produce the board Moreover…interaction with daq is NOT trivial we’ll need time. Moreover... The firmware is now being written (but still we need to debug it)

Therefore…. We can guarantee we’ll do our best to match 31/3/2018 we cannot guarantee we’ll not be late.