Timing System GSI R. Bär / U. Krause 15. Feb. 2008

Slides:



Advertisements
Similar presentations
Data Communications and Networking
Advertisements

Note Bandwidth utilization is the wise use of available bandwidth to achieve specific goals. Efficiency can be achieved by multiplexing; privacy and.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Demands and Requirements for the New Control System for GSI Future Accelerators An Overview U. Krause, S. Richter, P. Schütt.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Data Communications Circuit Switching. Switching Networks Long distance transmission is typically done over a network of switched nodes Nodes not concerned.
EE 4272Spring, 2003 Chapter 9: Circuit Switching Switching Networks Circuit-Switching Networks Circuit-Switching Concept  Space-Division Switching  Time-Division.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
The importance of switching in communication The cost of switching is high Definition: Transfer input sample points to the correct output ports at the.
The TIMING System … …as used in the PS accelerators.
Updates on RF synchronization and fast trigger distribution A. Butterworth, H. Damerau, W. Hofle Acknowledgements: T. Bohl, S. Doebert, I. Kozsar, J. Molendijk,
22 March 2012Dietrich Beck - BEL General Machine Timing FAIR Just a few slides….
Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.
FAIR Accelerator Controls Strategy
EEE440 Computer Architecture
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Computer System Architecture Dept. of Info. Of Computer. Chap. 13 Multiprocessors 13-1 Chap. 13 Multiprocessors n 13-1 Characteristics of Multiprocessors.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
NUCLOTRON CONTROL SYSTEM (NCS) V.Andreev, E.Frolov, A.Kirichenko, A.Kovalenko, B.Vasilishin, V.Volkov Laboratory of High Energies, JINR, Dubna.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Information And Communication in Operation At GSI Uwe Scheeler operation department GSI Helmholtzzentrum Darmstadt Germany.
CERN Timing Overview CERN timing overview and our future plans with White Rabbit Jean-Claude BAU – CERN – 22 March
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
T. Fleck, GSI, Darmstadt, Germany ICALEPCS Status of the Control System for HICAT at an advanced stage of Commissioning Functions, Restrictions.
Robert R. Wilson Prize Talk John Peoples April APS Meeting: February 14,
AWAKE synchronization with SPS Andy Butterworth, Thomas Bohl (BE/RF) Thanks to: Urs Wehrle (BE/RF), Ioan Kozsar, Jean-Claude Bau (BE/CO)
J. Corlett. June 16, 2006 A Future Light Source for LBNL Facility Vision and R&D plan John Corlett ALS Scientific Advisory Committee Meeting June 16, 2006.
B2B Transfer System for FAIR (Conceptual Design [1]) Presenter: Jiaoni Bai Professor: Oliver Kester Supervisor: David Ondreka, Dietrich Beck.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Beam Diagnostics Seminar, Nov.05, 2009 Das Tune-Meßverfahren für das neue POSI am SIS-18 U. Rauch GSI - Strahldiagnose.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 Muhammad Waseem Iqbal Lecture # 20 Data Communication.
Chapter 2 PHYSICAL LAYER.
Preparation Phase of the FAIR Project
Status of the FAIR Project
Packet Switching Networks & Frame Relay
RF acceleration and transverse damper systems
FAIR Machine Cycles David Ondreka
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
LHC General Machine Timing (GMT)
Status of HESR 18th March Gießen Dieter Prasuhn.
Chapter 8 Switching Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
SLS Timing Master Timo Korhonen, PSI.
First Idea on Bunch to Bucket Transfer for FAIR
Javier Serrano CERN AB-CO-HT 29 February 2008
LHC BLM system: system overview
Subject Name:COMPUTER NETWORKS-1
Chapter 4: Digital Transmission
Measurements, ideas, curiosities
William Stallings Data and Computer Communications
Fill-pattern Control System for KEKB
Ladies and Gentlemen, Let me give you a short outlook to the operating of the new facility at this point. My colleague has just shown you, how we operate.
Z6 experiments and necessary beam parameters
Five Key Computer Components
Registers.
Chapter 9. Circuit Switching
Optical communications & networking - an Overview
Circuit Switched Network
Chapter 7 – Data Communications
Switching A network is a set of connected devices
TELL1 A common data acquisition board for LHCb
Chapter 13: I/O Systems.
Cooling of C6+ ion beam with pulsed electron beam
Presentation transcript:

Timing System GSI R. Bär / U. Krause 15. Feb. 2008

GSI: Today (Heavy-) Ion reasearch H .. U Linac: Unilac Synchrotron: SIS Storage ring: ESR Experimental setup Control system: Established ~1985 Timing system: Main characteristics kept

GSI Extension: FAIR Facility for Antproton and Ion Research 2 synchrotrons 4 major storage rings plus some small Research area: Present day (H .. U) Including rare isotopes Electron-ion interactions Anti-Protons Current accelerators: Injector Unilac, SIS, + new p-linac Timing system: Redesign needed Use also for existing accelerators ~350 m

FAIR Operation: Time Multiplexing Efficiently use facility Parallel operation of different areas Different experimental programs Different beams (ions, energy, ...) Up to 4 experiments in parallel Operate areas interleaved Minimize waiting times

Experiment Program at GSI Experiments at GSI: Short, days to week Frequent beam set-up while other experiments continue

Provide Flexibility Frequent changes in beam pattern, beam settings Cycles not fully fixed Storage rings are the experiments Interactive beam manipulation, by experimentalists Acceleration, deceleration, position shifting, cooling, ... At least during set-up of experiment Malfunctions: Interlocks Alternative cycle continuation Broad time span: Storage rings 'Cycle': minutes .. days Synchrotrons (SIS18, SIS100) Cycle: ~1 s Linacs (Unilac, p-linac) Cycle: 20 ms Beam pulse 10 µs .. 5 ms

Timing: Equipment Synchronization Event based Timing-event precision: ~50 ns Simultaneous all over facility Compensate propagation time Timing-event raster: 1 µs (as presently) Event-separation: ≤ 10 µs (1 µs?) Cycle: Constructed from basic building blocks Each triggered by specific timing-events Many different events defined: ~100 (≥ 256) Provide local delays to adjust equipment High precision timing? Bunch Timing System BuTiS, dedicated system by RF group High precision (sub-ns) clock pulses: 200 MHz + 100 kHz Machine timing: Phase coupled to BuTiS Timing Events

Timing: Accelerator Context Beam to handle next And the one after next Number: 0..255 Label each cycle Label cycle subsection Numbering of cycles / cycle sections Beam parameter E.g. high, low intensity Operate equipment adequately Time of day General interest data Source, destination, ion type, ... Needed for: Beam multiplexing Which cycle to execute Labeling activities in facility Read-back data Interlocks ... . . .

Timing System Outline Dedicated event generators Event Generat. A Experiment 1 Experiment 2 Event Generator B LPC A LPC B LPC C EXP 1 EXP 2 Sequence Control Event Generator C Dedicated event generators One per ring Master: Sequence controller Coordination of cycles Trigger cycles in event geneators

Beam Transfer: Switchyard

Common Timing Distribution All event generators: Same distribution line Each timing receiver: Access to all timing areas Serial transmission: Timing events Fixed time slots One per event generator One slot for time-of-day Other timing data Short delays tolerabel first come, first served ACC A ACC B ACC C EXP 1 EXP 2 Sequence Control Event Generator B Event Generat. A Event Generator C

Synchron. Message Exchange: SMX Bunch-Timing (BuTis) Crossbar Exchange of short telegrams 128 .. 256 Bit Central crossbar Dynamic connections Cycle to cycle Fixed transmission time 20 µs, independent from location Related to BuTiS High precision base clock Purpose: Exchange of real-time information Beam transfer: Bunch phase 100 kHz

Timing Distribution Timing-Network Timing-Receivers High bandwidth One line: ~10 Event generators GBit Ethernet? Close to 1000 Bit / µs Physical layer only Fibre, cable Back channel available Interlock-signals? Propagation time compensation? Synchr. message exchange Same technology as timing network Timing-Receivers More than 2000 receivers Many devices: Integrated front-end controller ~1500 Power converters Each requires its own receiver Support multiple platforms VME, PCI, ... Mezzanine Specific: VHDL macro

Main Characteristics Timing information Timing components Timing events Timing precision 50 ns Simultaneous in facility (1km) Timing raster 1 µs Event separation ≤ 10 µs ~100 Events defined Accelerator context information Beam number Cycle / cycle section number Beam parameters Time of day Beam related data Timing components Event generators Each ring: Separate event generator Needed: 7, plus Linacs Phase coupled to BuTiS clock Coordination: Sequence controller Timing network Common distribution lines GBit bandwidth Ethernet components? Synchr. message exchange Same network technology as timing system