Reading: Finish Chapter 19.2

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

Metal Oxide Semiconductor Field Effect Transistors
Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;
Spring 2007EE130 Lecture 43, Slide 1 Lecture #43 OUTLINE Short-channel MOSFET (reprise) SOI technology Reading: Finish Chapter 19.2.
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Reading: Finish Chapter 6
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
UNIVERSITY OF CALIFORNIA, IRVINE
Lecture 19 OUTLINE The MOSFET: Structure and operation
Chapter 5: Field Effect Transistor
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes.
Grace Xing---EE30357 (Semiconductors II: Devices) 1 EE 30357: Semiconductors II: Devices Lecture Note #19 (02/27/09) MOS Field Effect Transistors Grace.
Short Channel Effects in MOSFET
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Field Effect Transistors
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
CHAPTER 5 FIELD EFFECT TRANSISTORS(part c) (FETs).
Field Effect Transistor (FET)
Field Effect Transistors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
The Devices: MOS Transistor
Chapter 6 The Field Effect Transistor
Electronics The Sixteenth and Seventh Lectures
MOSFET The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistor is a semiconductor device which is widely used for switching and amplifying.
MOS Field-Effect Transistors (MOSFETs)
Instrumentation & Power Electronic Systems
Recall Last Lecture Common collector Voltage gain and Current gain
DMT 241 – Introduction to IC Layout
Metal Semiconductor Field Effect Transistors
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Intro to Semiconductors and p-n junction devices
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Lecture on Field Effect Transistor (FET) by: GEC Bhavnagar
Lecture 22 OUTLINE The MOSFET (cont’d) Velocity saturation
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture #40 OUTLINE The MOSFET: Velocity saturation
Lecture 19 OUTLINE The MOSFET: Structure and operation
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
Reading: Finish Chapter 17,
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Qualitative Discussion of MOS Transistors
Short channel effects Zewei Ding.
FIELD EFFECT TRANSISTOR
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Lecture #17 (cont’d from #16)
EE 5340 Semiconductor Device Theory Lecture 27 - Fall 2003
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Lecture 22 OUTLINE The MOSFET (cont’d) Velocity saturation
Lecture #15 OUTLINE Diode analysis and applications continued
Reading (Rabaey et al.): Sections 3.5, 5.6
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture #16 OUTLINE MOSFET ID vs. VGS characteristic
MOSCAP Non-idealities
Hangzhou Dianzi University
Chapter 4 Field-Effect Transistors
Presentation transcript:

Reading: Finish Chapter 19.2 Lecture #43 OUTLINE Short-channel MOSFET (reprise) SOI technology Reading: Finish Chapter 19.2 EE130 Lecture 43, Slide 1

OUTPUT CHARACTERISTICS TRANSFER CHARACTERISTICS Short-Channel MOSFET OUTPUT CHARACTERISTICS TRANSFER CHARACTERISTICS IDS does not saturate with increasing VDS due to DIBL, and also channel-length modulation for VDS>VGS-VT EE130 Lecture 43, Slide 2

Silicon on Insulator (SOI) Technology TSOI Transistors are fabricated in a thin single-crystal Si layer on top of an electrically insulating layer of SiO2 Simpler device isolation  savings in circuit layout area Low junction capacitances  faster circuit operation Better soft-error immunity No body effect Higher cost EE130 Lecture 43, Slide 3

Partially Depleted SOI (PD-SOI) Floating body effect (history dependent): When a PD-SOI NMOSFET is in the ON state, at moderate-to-high VDS, holes are generated via impact ionization near the drain Holes are swept into the neutral body, collecting at the source junction The body-source pn junction is forward biased  VT is lowered  IDsat increases  “kink” in output ID vs. VDS curve EE130 Lecture 43, Slide 4

Fully Depleted SOI (FD-SOI) No floating body effect! VT is sensitive to SOI film thickness Poorer control of short-channel effects due to fringing electric field from drain Elevated S/D contact structure needed to reduce RS, RD Silicon Substrate Source Drain SiO2 SOI Gate EE130 Lecture 43, Slide 5