INTEL 80186.

Slides:



Advertisements
Similar presentations
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Advertisements

MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
Programmable Interval Timer
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
I/O Unit.
Processor System Architecture
MICRO PROCESSER The micro processer is a multipurpose programmable, clock driven, register based, electronic integrated device that has computing and decision.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.
1 Pertemuan 2 Machine Structure, Machine Language, And Assembly Language Matakuliah: H0182/Pemrograman Sistem Tahun: 2006 Versi: 01.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
Lecture 13 Basic I/O Interface
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computers Internal Communication. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
Interrupts Useful in dealing with: The interface: Random processes;
Input-Output Organization
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
Submitted To: Submitted By: Seminar On 8086 Microprocessors.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
A computer consists of five functionally independent main parts.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
Computer Organization
MICROPROCESSOR AND INTERFACING
Lecture 2 Programming of 8086 Лектор: Люличева И.А. 1.
Microprocessor and Assembly Language
UNIT – Microcontroller.
Protection of System Resources
Introduction to 8086 Microprocessor
8086 MICROPROCESSOR ARCHITECTURE & SEGMENTATION
8086 Microprocessor.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Dr. Michael Nasief Lecture 2
contains 8086 processor and several additional functional chips: clock generator 2 independent DMA channels PIC 3 programmable 16-bit timers.
8085 Microprocessor Architecture
CS703 - Advanced Operating Systems
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Interfacing Memory Interfacing.
Number Representations and Basic Processor Architecture
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Memory organization On- chip memory Off-chip memory
Microprocessor & Assembly Language
8086 Ahad.
Architecture & Support Components
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures
Operating Systems Chapter 5: Input/Output Management
8085 Microprocessor Architecture
8051 Microcontroller.
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
ECEG-3202 Computer Architecture and Organization
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Important 8051 Features On chip oscillator 4K bytes ROM 128 bytes RAM
Chapter 14 Control Unit Operation
ECEG-3202 Computer Architecture and Organization
8051 Micro Controller.
NS Training Hardware.
Unit-I 80386DX Architecture
8085 Microprocessor Architecture
Programmable Interval Timer
Microprocessor Lecture 7 (8086 Registers).
Presentation transcript:

INTEL 80186

INTEL 80186 BASIC BLOCK DIAGRAM IN ADDITION TO THE BIU AND EU 80186/80188 FAMILY CONTAINS A CLOCK GENERATOR, A PROGRAMMABLE INTERRUPT CONTROLLER PROGRAMMABLE TIMERS A PROGRAMMABLE DMA CONTROLLER A PROGRAMMABLE CHIP SELECTION UNIT.

CLOCK GENERATOR X1,X2 CONNECTED TO CRYSTAL CLKOUT PROVIDS SYSTEM CLOCK SIGNAL

PROGRAMMABLE INTERRUPT CONTROLLER WHICH ARBITRATES INTERNAL AND EXTERNAL INTERRUPTS

PROGRAMMABLE TIMERS TIMER 0 AND 1 FOR EXTERNAL USE TIMER 2 WATCH DOG TIMER- It can provide a clock to the other timers

PROGRAMMABLE DMA UNIT TO TRANSFER DATA WITHOUT GOING THROUGH CPU LIKE 8237 IT CAN TRANSFER DATA -BETWEEN MEMORY LOCATIONS, -BETWEEN MEMORY AND I/O, OR BETWEEN I/O DEVICES.

PROGRAMMABLE CHIP SELECT UNIT PROGRAMMABLE BUILT IN MEMORY AND I/O DECODER

  The 10 additional instructions that the 80186 has are as follows: ENTER — Enter a procedure LEAVE — Leave a procedure BOUND — Check if an array index in a register is in range of array INS — Input string byte or string word OUTS — Output string byte or string word PUSHA — Push all registers on stack POPA — Pop all registers off stack PUSH immediate — Push immediate number on stack IMUL destination register, — Immediate x source to destination source, immediate SHIFT/ROTATE — Shift register or memory contents specified immediate destination, immediate number of times