Digital Logic & Design Dr. Waseem Ikram Lecture No. 16.

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
CDA 3100 Recitation Week 10.
Logic Circuits Design presented by Amr Al-Awamry
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Lecture #9 EGR 277 – Digital Logic
ECE 301 – Digital Electronics
Combinational circuits
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Adders, subtractors, ALUs
Combinational Functional Devices
Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.
Digital Electronics.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
Universal college of engineering & technology. .By Harsh Patel)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
Lecture No. 16 Vishal Jethva Digital Logic & Design svbitec.wordpress.com.
Lecture No. 29 Sequential Logic.
Discrete Systems I Lecture 10 Adder and ALU Profs. Koike and Yukita.
Digital Logic & Design Dr. Waseem Ikram Lecture 11.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 26.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
Lecture No. 14 Combinational Functional Devices. Digital Logic &Design Dr. Waseem Ikram Lecture 14.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Combinational Circuits
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Digital Logic & Design Dr. Waseem Ikram Lecture 39.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Digital Logic & Design Dr. Waseem Ikram Lecture 05
Digital Logic & Design Dr. Waseem Ikram Lecture No. 28.
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Digital Logic & Design Dr. Waseem Ikram Lecture No. 30.
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
XOR, XNOR, and Binary Adders
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Combinational Circuits
Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.
CSE Winter 2001 – Arithmetic Unit - 1
CSCE 211: Digital Logic Design
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CSCE 211: Digital Logic Design
XOR, XNOR, & Binary Adders
Lecture No. 24 Sequential Logic.
Recap D flip-flop based counter Flip-flop transition table
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Digital Logic & Design Dr. Waseem Ikram Lecture 40.
Programmable Logic Devices
Number Systems and Circuits for Addition
Combinational Functional Devices
EET107/3 DIGITAL ELECTRONICS 1
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Digital Logic & Design Dr. Waseem Ikram Lecture No. 36.
XOR, XNOR, and Binary Adders
Programmable Logic Devices
Combinational Circuits
Electronics for Physicists
XOR Function Logic Symbol  Description  Truth Table 
XOR, XNOR, and Binary Adders
Half & Full Subtractor Half Subtractor Full Subtractor.
Instruction execution and ALU
Half & Full Subtractor Half Subtractor Full Subtractor.
Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.
Presentation transcript:

Digital Logic & Design Dr. Waseem Ikram Lecture No. 16

Recap

Carry Propagation Delay between 4-bit ALU units

Carry Propagation Delay eliminated by using Group Carry

16-bit ALU S0 S1 S2 Cin G P P0 74X381 A2 B2 A3 B3 ALU0 A0 B0 A1 B1 F0

Parallel Comparators

Implementation of A>B

Implementation of A=B

Implementation of A<B

Comparison of numbers by Cascaded 4-bit Comparator Comparator M Comparator L 1101 0111 A>B 0110 1011 A<B 0011 0010 A=B 0100 0101 1001

Implementation of 4-bit Comparator by Cascading two 2-bit Comparators

Iterative Circuit Implementation of A=B function

Iterative Circuit Implementation of A>B function

12-bit Comparator

Electronic Door Lock

Function Table of a 2-to-4 Binary Decoder Input Output I1 I0 O0 O1 O2 O3 1

2-to-4 Decoder

Function Table of 74LS139, 2-to-4 Decoder Input Output B A 1 X

74LS139, 2-to-4 Decoder

Decoders