MICROPROCESSORS Dr. Hugh Blanton ENTC 4337.

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

Machine cycle.
PIPELINE AND VECTOR PROCESSING
Microprocessors.
Chapter 2 Data Manipulation Dr. Farzana Rahman Assistant Professor Department of Computer Science James Madison University 1 Some sldes are adapted from.
1. Microprocessor. mp mp vs. CPU Intel family of mp General purpose mp Single chip mp Bit slice mp.
Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
CENTRAL PROCESSING UNIT
Instruction Set Architecture & Design
Computer Systems. Computer System Components Computer Networks.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
Memory - Registers Instruction Sets
What’s on the Motherboard? The two main parts of the CPU are the control unit and the arithmetic logic unit. The control unit retrieves instructions from.
Basic Operational Concepts of a Computer
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
CIS 020 Assembly Programming Chapter 12 - RR-Format Instructions & more RX-Format Instructions © John Urrutia 2012, All Rights Reserved.5/27/20121.
The Central Processing Unit (CPU) and the Machine Cycle.
General Concepts of Computer Organization Overview of Microcomputer.
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
MICROPROCESSORS Dr. Hugh Blanton ENTC TMS320C6x INSTRUCTION SET.
Fixed & Floating Number Format Dr. Hugh Blanton ENTC 4337/5337.
Chapter 2 Data Manipulation. © 2005 Pearson Addison-Wesley. All rights reserved 2-2 Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
CPU The Central Processing Unit (CPU), has 3 main parts: Control Unit Arithmetic and Logic Unit Registers. These components are connected to the rest.
Microarchitecture. Outline Architecture vs. Microarchitecture Components MIPS Datapath 1.
Computer Organization Rabie A. Ramadan Lecture 3.
Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct NYU.
Register Transfer Languages (RTL)
I’m Thinking of a Number
CMSC 104, Lecture 061 Stored Programs A look at how programs are executed.
MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Solving 2 step equations. Two step equations have addition or subtraction and multiply or divide 3x + 1 = 10 3x + 1 = 10 4y + 2 = 10 4y + 2 = 10 2b +
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
Computer Architecture. Instruction Set “The collection of different instructions that the processor can execute it”. Usually represented by assembly codes,
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Computing Science Computer Structure: Lesson 1: Processor Structure
Gunjeet Kaur Dronacharya Group of institutions
Assembly Language Programming of 8085
Chapter 4 The Von Neumann Model
Lecture on Microcomputer
Morgan Kaufmann Publishers
Instruction Set.
CENTRAL PROCESSING UNIT CPU (microprocessor)
Microcomputer & Interfacing Lecture 1
Processor Organization and Architecture
The fetch-execute cycle
CS149D Elements of Computer Science
Morgan Kaufmann Publishers The Processor
Programmer’s View of the EAGLE
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Central Processing Unit
Divide the number in C by 10.
TI C6701 VLIW MIMD.
The ARM Instruction Set
ARM Introduction.
Computer Architecture
Computer Concept and Practice
Basic components Instruction processing
Information Representation: Machine Instructions
The Processor: Datapath & Control.
Instruction execution and ALU
Computer Architecture Assembly Language
Computer Operation 6/22/2019.
微處理機 Microprocessor (100上) ARM 內核嵌入式SOC原理
COMPUTER ARCHITECTURE
Presentation transcript:

MICROPROCESSORS Dr. Hugh Blanton ENTC 4337

TYPICAL DSP ALGORITHM Dr. Blanton - ENTC 4337 - Registers 2

Dr. Blanton - ENTC 4337 - Registers 3

Dr. Blanton - ENTC 4337 - Registers 4

Dr. Blanton - ENTC 4337 - Registers 5

Dr. Blanton - ENTC 4337 - Registers 6

Dr. Blanton - ENTC 4337 - Registers 7

Dr. Blanton - ENTC 4337 - Registers 8

Dr. Blanton - ENTC 4337 - Registers 9

Dr. Blanton - ENTC 4337 - Registers 10

Dr. Blanton - ENTC 4337 - Registers 11

Dr. Blanton - ENTC 4337 - Registers 12

Dr. Blanton - ENTC 4337 - Registers 13

Dr. Blanton - ENTC 4337 - Registers 14

Dr. Blanton - ENTC 4337 - Registers 15

FUNCTIONAL UNITS The CPU consists of eight independent functional units divided into two data paths A and B. Each path has a unit for multiply operations (.M), for logical and arithmetic operations (.L), for branch, bit manipulation, and arithmetic operations (.S), and for loading/storing and arithmetic operations (.D). The . S and .L units are for arithmetic, logical, and branch instructions. All data transfers make use of the .D units. Dr. Blanton - ENTC 4337 - Registers 16

The arithmetic operations, such as subtract or add (SUB or ADD) can be performed by all the units except the .M units (one from each data path). The eight functional units consist of four floating/fixed-point ALUs (two .L and two .S), two fixed-point ALUs (.D units), and two floating/fixed-point multipliers (.M units). Each functional unit can read directly from or write directly to the register file within its own path. Dr. Blanton - ENTC 4337 - Registers 17

Each path includes a set of sixteen 32-bit registers, A0 through A15 and B0 through B15. Units ending in 1 write to register file A, and units ending in 2 write to register file B. Two cross-paths (lx and 2x) allow functional units from one data path to access a 32-bit operand from the register file on the opposite side. There can be a maximum of two cross-path source reads per cycle. Dr. Blanton - ENTC 4337 - Registers 18

Each functional unit side can access data from the registers on the opposite side using a cross-path (i.e., the functional units on one side can access the register set from the other side). There are 32 general-purpose registers, but some of them are reserved for specific addressing or are used for conditional instructions. Dr. Blanton - ENTC 4337 - Registers 19

Dr. Blanton - ENTC 4337 - Registers 20

Dr. Blanton - ENTC 4337 - Registers 21

Dr. Blanton - ENTC 4337 - Registers 22

Dr. Blanton - ENTC 4337 - Registers 23

Dr. Blanton - ENTC 4337 - Registers 24

Dr. Blanton - ENTC 4337 - Registers 25