Day 17: October 15, 2012 Energy and Power Basics

Slides:



Advertisements
Similar presentations
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Advertisements

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Lecture 7: Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 12, 2014 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2011 Memory Core.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2012 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 31: November 22, 2010 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 3: September 10, 2012 Gates from Transistors
Day 9: September 27, 2010 MOS Transistor Basics
Day 18: October 17, 2012 Energy and Power Optimization
Day 22: October 31, 2012 Pass Transistor Logic
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Day 29: November 18, 2011 Dynamic Logic
Day 15: October 14, 2011 Inverter Performance
October 10, 2017 Kjell Jeppson, Lena Peterson Chapter 5 Power in W & H
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Day 16: September 15, 2010 Energy and Power
Day 26: November 11, 2011 Memory Overview
Day 33: November 19, 2014 Crosstalk
Day 22: October 23, 2013 Pass Transistor Logic
Day 22: October 31, 2011 Pass Transistor Logic
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 17: October 18, 2010 (Energy) Ratioed Logic
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
Day 10: September 26, 2012 MOS Transistor Basics
Day 31: November 23, 2011 Crosstalk
Day 26: November 1, 2013 Synchronous Circuits
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 21: October 21, 2013 Design Space Exploration
Day 27: November 6, 2013 Dynamic Logic
Day 17: October 8, 2014 Performance: Gates
Day 31: November 26, 2012 Inductive Noise
Day 30: November 13, 2013 Memory Core: Part 2
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Lecture 7: Power.
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Power and Heat Power Power dissipation in CMOS logic arises from the following sources: Dynamic power due to switching current from charging and discharging.
Lecture 7: Power.
Day 16: October 12, 2012 Performance: Gates
Day 16: October 17, 2011 Performance: Gates
Day 26: November 10, 2010 Memory Periphery
Day 25: November 8, 2010 Memory Core
Presentation transcript:

Day 17: October 15, 2012 Energy and Power Basics ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 15, 2012 Energy and Power Basics Penn ESE370 Fall2012 -- DeHon

Previously Where capacitance arises What drives delay How to optimize Power as a limiting constraint Energy, Power Density Penn ESE370 Fall2012 -- DeHon

Today Power Sources Static Capacitive Switching Short Circuit (Day 18) Penn ESE370 Fall2012 -- DeHon

Power P=I×V Where should we look at I? Penn ESE370 Fall2012 -- DeHon

Power P=IV What’s V? What is I? Steady-State (input fixed)? When input switches 01 10 Penn ESE370 Fall2012 -- DeHon

Observe I changes over time Data dependent At least two components Istatic – no switch Iswitch – when switch Penn ESE370 Fall2012 -- DeHon

Static Power Where does Istatic come from? Subthreshold leakage Gate-Drain leakage Penn ESE370 Fall2012 -- DeHon

Data Dependent? How does value of input impact Istatic? Penn ESE370 Fall2012 -- DeHon

Data Dependent? How does value of input impact Istatic? Penn ESE370 Fall2012 -- DeHon

Billion Transistor Leakage 4 Billion transistors Say 1 Billion gates Each with one W=2 transistor leaking How much leakage current? Penn ESE370 Fall2012 -- DeHon

ITRS 2009 45nm Ileak0 = 0.045mm × Isd,leak High Performance Isd,leak 100nA/mm Isd,sat 1200 mA/mm Cg,total 1fF/mm Vth 285mV Ileak0 = 0.045mm × Isd,leak Penn ESE370 Fall2012 -- DeHon

Leakage Power 4 Billion Transistor chip doing nothing Total Leakage? Penn ESE370 Fall2012 -- DeHon

Reduce Leakage? P=VI How do we reduce leakage? Penn ESE370 Fall2012 -- DeHon

ITRS 2009 45nm Ileak0 = 0.045mm × Isd,leak High Performance Low Power 100nA/mm 50pA/mm Isd,sat 1200 mA/mm 560mA/mm Cg,total 1fF/mm 0.91fF/mm Vth 285mV 585mV Ileak0 = 0.045mm × Isd,leak Penn ESE370 Fall2012 -- DeHon

Low Power Process 4 Billion Transistor chip doing nothing Total Leakage? Leakage Power? Penn ESE370 Fall2012 -- DeHon

Switching Penn ESE370 Fall2012 -- DeHon

Switching Where does current go during switching? Penn ESE370 Fall2012 -- DeHon

Switching Currents Charge (discharge) output If both transistor on: Current path from Vdd to Gnd Penn ESE370 Fall2012 -- DeHon

Switching Currents Iswitch(t) = Isc(t) + Idyn(t) I(t) = Istatic(t)+Iswitch(t) Penn ESE370 Fall2012 -- DeHon

Charging Idyn(t) – why changing? Ids = f(Vds,Vgs) and Vgs, Vds changing Penn ESE370 Fall2012 -- DeHon

Look at Energy Penn ESE370 Fall2012 -- DeHon

Energy to Switch Penn ESE370 Fall2012 -- DeHon

Integrating Do we know what this is? Penn ESE370 Fall2012 -- DeHon

Capacitor Charge Do we know what this is? What is Q? Penn ESE370 Fall2012 -- DeHon

Capacitor Charge Penn ESE370 Fall2012 -- DeHon

Capacitor Charging Energy Penn ESE370 Fall2012 -- DeHon

Switching Power Every time switch 01 pay: E = CV2 Pdyn = (# 01 trans) × CV2 / time # 01 trans = ½ # of transitions Pdyn = (# trans) × ½CV2 / time Penn ESE370 Fall2012 -- DeHon

Charging Power Pdyn = (# trans) × ½CV2 / time Often like to think about switching frequency Useful to consider per clock cycle Frequency f = 1/clock-period Pdyn = (#trans/clock) ½CV2 f Penn ESE370 Fall2012 -- DeHon

Charging Power Pdyn = (#trans/clock) ½CV2 f Let a = activity factor a = average #tran/clock Pdyn = a½CV2 f Penn ESE370 Fall2012 -- DeHon

ITRS 2009 45nm C0 = 0.045mm × Cg,total C0 = 0.045 × 10-15 F High Performance Low Power Isd,leak 100nA/mm 50pA/mm Isd,sat 1200 mA/mm 560mA/mm Cg,total 1fF/mm 0.91fF/mm Vth 285mV 585mV C0 = 0.045mm × Cg,total C0 = 0.045 × 10-15 F Penn ESE370 Fall2012 -- DeHon

Switching Power 4 Billion Transistors Cload = 22C0 a=0.2 f=1GHz Power? Organized into 1 billion gates (e.g. nand2) Cload = 22C0 a=0.2 f=1GHz Power? Penn ESE370 Fall2012 -- DeHon

Switching Power V=1V Cload=22C0 ≈ 1 fF = 10-15F P=a(0.5×10-15)(Ngate)f P=10-16(Ngate)f Penn ESE370 Fall2012 -- DeHon

Dynamic vs. Static Power At what speed (f) does leakage power dominate switching power? Penn ESE370 Fall2012 -- DeHon

Compare WN = 2  Ileak = 9×10-9 A P=a(0.5×10-15) f + 9×10-9 W a=0.2 P=10-16×f + 9×10-9 W For what freqs does leakage power dominate switching power? Penn ESE370 Fall2012 -- DeHon

Charging Power Pswitch = a(½C)V2f What values can a take on? a>1? Penn ESE370 Fall2012 -- DeHon

Data Dependent Activity Consider an 8b counter What is activity, a, for: Low bit? High bit? Average across all 8 output bits? Assuming random inputs (no glitching) Activity at output of nand4? Activity at output of xor4? Penn ESE370 Fall2012 -- DeHon

Glitches Inputs Transition from 0 1 0  1 1 1 What does output look like? Penn ESE370 Fall2012 -- DeHon

Admin Andre out on Tuesday Back on Wednesday HW5 due Thursday No office hours Back on Wednesday HW5 due Thursday Penn ESE370 Fall2012 -- DeHon

Ideas Three components of power Ptot = Pstatic + Psc + Pdyn Static Short-circuit Charging Ptot = Pstatic + Psc + Pdyn Penn ESE370 Fall2012 -- DeHon