CSE 140 Lecture 10 Sequential Networks: Implementation

Slides:



Advertisements
Similar presentations
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

Sequential Circuits Storage elements
State-machine structure (Mealy)
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.
CS 140 Lecture 9 Professor CK Cheng 4/30/02. Part II. Sequential Network 1.Memory 2.Specification 3.Implementation S XY s i t+1 = g i (S t, x t )
1 CS 140 Lecture 19 Sequential Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 8 Professor CK Cheng 4/26/02. Part II. Sequential Network 1.Memory SR, D, T, JK, 2.Specification S XY s i t+1 = g i (S t, X t )
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 5: Counters Professor CK Cheng CSE Dept. UC San Diego 1.
1 CS 140 Lecture 9 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
CS 140 Lecture 10 Professor CK Cheng 5/02/02. Given the state table, implement with 2 JK flip flops id Q 1 (t) 0 1 Q 0 (t) X(t)
Sequential System Synthesis -- Introduction
CSE 140L Lecture 6 Interface and State Assignment Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
1 CS 140 Lecture 18 Sequential Modules: Serial Adders, Multipliers Professor CK Cheng CSE Dept. UC San Diego.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
CS 140 Lecture 11 Professor CK Cheng 5/31/02. C1C2 CLK x(t) y(t) Sequential Network Implementation Mealy & Moore machine State Table  Netlist s(t) D(t)
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
CS 140 Lecture 10 Professor CK Cheng 10/29/02. Part II. Sequential NetworkReminder 1.Flip flops 2.Specification 3.Implement Netlist  State Table  State.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
CS 140 Lecture 8 Professor CK Cheng 10/22/02. Part II. Sequential Network 1.Flip-flops SR, D, T, JK, State Table Characteristic Eq. Q(t+1) = f(x(t), Q(t)).
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
CS 140L Lecture 7 Transformation between Mealy and Moore Machines Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 9 Professor CK Cheng 10/24/02. Sequential Network 1.Components F-Fs 2.Specification D Q Q’ CLK.
Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Lecture 9: Sequential Networks: Implementation CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
CSE 140: Components and Design Techniques for Digital Systems Lecture 7: Sequential Networks CK Cheng Dept. of Computer Science and Engineering University.
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
CSE 140: Components and Design Techniques for Digital Systems Lecture 9: Sequential Networks: Implementation CK Cheng Dept. of Computer Science and Engineering.
CSE 140 Lecture 8 Sequential Networks
Sequential Networks and Finite State Machines
Chapter #6: Sequential Logic Design
Introduction to Advanced Digital Design (14 Marks)
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
ECE 301 – Digital Electronics
CSE 140 MT 2 Review By Daniel Knapp.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Sequential logic circuits
Sequential Networks and Finite State Machines
CSE 140L Discussion Finite State Machines.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
CSE 140: Components and Design Techniques for Digital Systems
CSE 370 – Winter Sequential Logic-2 - 1
D Flip-Flop Schematic Block Symbol Truth Table D Q Clk Q Clk D Q(t+1)
CS 140 Lecture 19 Standard Modules
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
CS 140 Lecture 15 Sequential Modules
Professor CK Cheng CSE Dept. UC San Diego
EGC 442 Introduction to Computer Architecture
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
CSE 140 Lecture 9 Sequential Networks
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
CMPE212 Discussion 11/21/2014 Patrick Sykes
CS 140L Lecture 7 Transformation between Mealy and Moore Machines
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
CS 140L Lecture 6 Professor CK Cheng 11/05/02.
Presentation transcript:

CSE 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego

Implementation Format and Tool Procedure Excitation Tables Example

Canonical Form: Mealy and Moore Machines x(t) Combinational Logic y(t) CLK x(t) C2 y(t) x(t) C1 C2 y(t) C1 CLK CLK

Canonical Form: Mealy and Moore Machines Mealy Machine: yi(t) = fi(X(t), S(t)) Moore Machine: yi(t) = fi(S(t)) si(t+1) = gi(X(t), S(t)) x(t) x(t) C1 C2 y(t) C1 C2 y(t) CLK CLK s(t) s(t) Mealy Machine Moore Machine

iClicker The advantage of Moore machine over Mealy machine is that for Moore machine, the circuit is smaller the circuit is faster the input is synchronized with clock the output is synchronized with clock None of the above

Sequential Network Implementation: Format and Tool Canonical Form: Mealy & Moore machines State Table  Netlist Tool: Excitation Table x(t) C1 C2 y(t) CLK s(t) Q(t+1) = h(x(t), Q(t)) y(t) = f(x(t), Q(t))

Implementation: Procedure State Table => Excitation Table Given a state table, we have NS: Q(t+1) = h(X(t),Q(t)) We want to derive D(t), T(t), (S(t) R(t)), (J(t) K(t)) as functions of (X,Q(t)). We implement D, T, (S R), (J K) as combinational logic.

Implementation: Procedure F-F State Table <=> F-F Excitation Table W PS NS NS PS W W: D F-F D(t)= eD(Q(t+1), Q(t)) T F-F T(t)= eT(Q(t+1), Q(t)) SR F-F S(t)= eS(Q(t+1), Q(t)) R(t)= eR(Q(t+1), Q(t)) JK F-F J(t)= eJ(Q(t+1), Q(t)) K(t)= eK(Q(t+1), Q(t))

Implementation: Procedure State table: y(t)= f(Q(t), x(t)), Q(t+1)= h(x(t),Q(t)) Excitation table of F-Fs: D(t)= eD(Q(t+1), Q(t)); T(t)= eT(Q(t+1), Q(t)); (S, R), or (J, K) From 1 & 2, we derive excitation table of the system D(t)= gD(Q(t), x(t))= eD(h(x(t),Q(t)),Q(t)); T(t)= gT(Q(t), x(t))= eT(h(x(t),Q(t)),Q(t)); (S, R) or (J, K). Use K-map to derive optional combinational logic implementation. T(t)= gT(Q(t), x(t)) y(t)= f(Q(t), x(t))

Excitation Table State table of JK F-F: Excitation table of JK F-F: 00 1 01 10 11 Q(t) Q(t+1) JK Excitation table of JK F-F: 0- -1 1 1- -0 PS NS Q(t) Q(t+1) JK If Q(t) is 1, and Q(t+1) is 0, then JK needs to be 0-.

Excitation Tables and State Tables SR SR Q(t+1) NS SR PS 0- 01 1 10 -0 PS 00 1 01 10 1 11 - 1 1 Q(t) Q(t) Q(t+1) T T Q(t+1) NS T PS 1 1 PS 1 1 1 1 Q(t) Q(t) Q(t+1)

Excitation Tables and State Tables JK JK Q(t+1) NS JK PS 0- -1 1 1- -0 PS 00 1 01 10 1 11 1 1 1 Q(t) Q(t) Q(t+1) D D Q(t+1) NS D PS 1 PS 1 1 1 Q(t) Q(t) Q(t+1)

iClicker Given a flip-flop, the relation of its state table and excitation table is One to one One to many Many to one Many to many None of the above

Implementation: Example Implement a JK F-F with a T F-F Q Q’ C1 J K T State Table Q(t+1) = h(J(t),K(t),Q(t)) = J(t)Q’(t)+K’(t)Q(t) JK JK PS 00 1 01 10 1 11 1 1 Q(t)

Example: Implement a JK flip-flop using a T flip-flop Excitation Table of T Flip-Flop T(t) = Q(t) XOR Q(t+1) Q(t+1) NS PS 1 1 1 Q(t) T Excitation Table of the Design id 1 2 3 4 5 6 7 J(t) 1 K(t) 1 Q(t) 1 Q(t+1) 1 T(t) 1 T(t) = Q(t) XOR ( J(t)Q’(t) + K’(t)Q(t))

Example: Implement a JK flip-flop using a T flip-flop T(J,K,Q): K 0 2 6 4 0 0 1 1 T = K(t)Q(t) + J(t)Q’(t) 1 3 7 5 Q(t) 0 1 1 0 J J Q Q’ T K