SiC trench etch for MOSFET application

Slides:



Advertisements
Similar presentations
Dry Etch and Thin films & Process Integration Jan 6th, 2015 NNfC monthly admin committee meeting.
Advertisements

REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417.
Section 3: Etching Jaeger Chapter 2 Reader.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Pattern transfer by etching or lift-off processes
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
EE412: EVG Spraycoater Characterization Project Owner: Mahnaz Mansourpour Project Mentor: Jason Parker Student Investigator: Ehsan Sadeghipour 1/12/2011.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
Top Down Method Etch Processes
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
The Etch and Deposition Company
An Inductively Coupled Plasma Etcher
Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.
Corial 200ML COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Corial 200 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Top Down Manufacturing
Top Down Method Etch Processes
Corial 300 COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
VCSEL Fabrication Processing
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
Etching: Wet and Dry Physical or Chemical.
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Consequences of Implanting and Surface Mixing During Si and SiO 2 Plasma Etching* Mingmei Wang 1 and Mark J. Kushner 2 1 Iowa State University, Ames, IA.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson.
Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final.
Giulio Pellegrini 12th RD50 - Workshop on Radiation hard semiconductor devices for very high luminosity colliders, Ljubljana, Slovenia, 2-4 June 2008 Report.
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Etching Processes for Microsystems Fabrication
EMT362: Microelectronic Fabrication
UV-Curved Nano Imprint Lithography
High Aspect Ratio Si Etching in STS2
Process Flow for ESS5810 AMSF
Report from CNM activities
Nanoscale Dielectric Films by Plasma Oxidation
Large capacity batch system for 24/7 production environment
ICP-RIE equipment for any chemistry
In Corial PECVD SYSTEMS
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Easy-to-use Reactive Ion Etching equipment
Software description cosma pulse
Processing for optical communication devices
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
PECVD equipment for wafer sizes up to 200 mm
Industry-leading uniformity for etching a variety of materials
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
ALE APPLICATIONS In Corial 210IL.
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
Simple-to-use, manually-loaded batch RIE system
300 mm ICP-RIE equipment for high performances and low CoO
Study of a Scintillating Digital Hadron Calorimeter Prototype
Recess etch for HEMT application
SiC DRIE APPLICATIONS In Corial 210IL.
Pt-DSE Test Results Testing conducted by Kenneth Leedle
SILICON MICROMACHINING
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
PlasmaTherm DSE Qual - Nano Recipe
Presentation transcript:

SiC trench etch for MOSFET application In Corial 210IL

SiC substrate Device structure 1.8 - 2 um trench etch 2 - 2.3 um 12/1/2018 SiC MOSFET Structure SiC substrate SiC wafer SiO2 PR mask 1.8 - 2 um 2 - 2.3 um trench etch 2.5 um SiC wafer 362 um 362 um SiC Trench Etch

Process solution SiC trench etch for mosfet application

SiC substrate Sample structure 1.8 - 2 um trench etch 2 - 2.3 um 12/1/2018 SiC MOSFET Structure SiC substrate SiC wafer SiO2 PR mask 1.8 - 2 um 2 - 2.3 um trench etch 2.5 um SiC wafer 362 um 362 um SiC Trench Etch

Process requirements High etch rate 12/1/2018 SiC Trench Etch High etch rate Throughput is key as volume production is required Target is 400 nm/min Low damage To avoid reduction of device lifetime Reproducibility of feature dimensions No CD loss Vertical profile with round shape at the bottom of the patterns SiC Trench Etch

CORIAl process solution 12/1/2018 SiC Trench Etch CORIAL process steps PR pattern before SiO2 etching SiO2 pattern after etching SiO2 pattern after stripping Optimized SiC etching 1 2 3 4 PR thickness 1.8 um with tapered profile and 80° angle SiO2 thickness 2.2 um Vertical profile 89° vertical profile with round shape at the bottom of the patterns SiC Trench Etch

CORIAl process solution 12/1/2018 SiC Trench Etch CORIAL process performances for SiO2 mask etch Process steps Mask Selectivity to mask Etch profile (°) Etch rate (nm/min) Etch depth (um) SiO2 mask etching PR 2.5 89 60 2.2 SiO2 etching displays vertical profile SiC Trench Etch

CORIAl process solution 12/1/2018 SiC Trench Etch CORIAL process performances for SiC trench etch Process steps Mask Selectivity to mask Etch profile (°) Etch rate (nm/min) Etch depth (um) SiC trench etch SiO2 2.6 89 730 2.5 High selectivity versus the SiO2 mask: SiO2 etch rate is 280 nm/min and SiC etch rate is 730 nm/min The SiC etching is slightly isotropic giving rise to vertical profile with round shape at the bottom of the patterns. The process can be applied to etching of narrow trenches for SiC MOSFET application SiC Trench Etch

System description Corial 210IL

Corial equipment 12/1/2018 Corial 210IL This machine can be operated in both RIE and ICP-RIE modes. For up to 200 mm substrates, Fast etch rate with 2 KW ICP source and 0.6 KW RF biasing, Shuttles for efficient adaptation of the tool to different wafer sizes, and soft wafer clamping in ICP-RIE mode, Loadlock for stable and repeatable process conditions and for higher throughput, High reproducibility with top gas shower providing uniform gas distribution and cathode with uniform He distribution, 95% uptime, Laser end point detector for measurement of the etching rate and determination of stop-etch point. SiC Trench Etch