Performance Analysis (Clock Signal) مرتضي صاحب الزماني.

Slides:



Advertisements
Similar presentations
CS 140 Lecture 11 Sequential Networks: Timing and Retiming Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Synchronous Sequential Logic
1 COMP541 Flip-Flop Timing Montek Singh Oct 6, 2014.
Spring 08, Mar 11 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Zero - Skew Clock Routing Vishwani D. Agrawal.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
4/22/ Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.
CLOCK DISTRIBUTION Shobha Vasudevan. The clock distribution problem Large Chip Area Different flop densities Non-uniform distribution of flops All flops.
The clock 10/23/20081ECE Lecture. Clocking Issues Clock Skew Gating the clock Section 8.8 of text 10/23/20082ECE Lecture.
RTL Hardware Design by P. Chu Chapter 161 Clock and Synchronization.
A Useful Skew Tree Framework for Inserting Large Safety Margins Rickard Ewetz and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University.
Assume array size is 256 (mult: 4ns, add: 2ns)
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
ENGIN112 L28: Timing Analysis November 7, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 28 Timing Analysis.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
مرتضي صاحب الزماني  The registers are master-slave flip-flops (a.k.a. edge-triggered) –At the beginning of each cycle, propagate values from primary inputs.
CS 151 Digital Systems Design Lecture 28 Timing Analysis.
Lecture 5. Sequential Logic 3 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
Detailed Routing مرتضي صاحب الزماني.
Spring 2014, Mar 17...ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2014 Zero - Skew Clock Routing Vishwani D. Agrawal.
1 Performance Analysis (Clock Signal). 2 Unbalanced delays Logic with unbalanced delays leads to inefficient use of logic: long clock periodshort clock.
D FLIP FLOP DESIGN AND CHARACTERIZATION -BY LAKSHMI SRAVANTHI KOUTHA.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Sequential Networks: Timing and Retiming
June clock data Q-flop Flop dataQ clock Flip-flop is edge triggered. It transfers input data to Q on clock rising edge. Memory Elements.
1 COMP541 Sequential Logic Timing Montek Singh Sep 30, 2015.
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Sequential Logic Circuit Design Eng.Maha Alqubali.
DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
CSE 140 – Discussion 7 Nima Mousavi.
Clock Skew and Slow Control Register issues
Chapter 7 – Specialized Routing
Sequential Logic Combinational logic:
Sequential circuit design with metastability
Sequential Circuit Timing
SLIDES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
INTRODUCTION Overview of Shift Registers
13. Sequential Circuit Timing
Introduction to Sequential Logic Design
CPE/EE 422/522 Advanced Logic Design L03
ELEC 7770 Advanced VLSI Design Spring 2016 Clock Skew Problem
ELEC 7770 Advanced VLSI Design Spring 2016 Zero-Skew Clock Routing
CSE 370 – Winter Sequential Logic-2 - 1
Elec 2607 Digital Switching Circuits
Limitations of STA, Slew of a waveform, Skew between Signals
ELEC 7770 Advanced VLSI Design Spring 2014 Clock Skew Problem
COMP541 Flip-Flop Timing Montek Singh Feb 23, 2010.
Topics Performance analysis..
ECE434a Advanced Digital Systems L06
Buffered tree construction for timing optimization, slew rate, and reliability control Abstract: With the rapid scaling of IC technology, buffer insertion.
Topics Clocking disciplines. Flip-flops. Latches..
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Pipeline Principle A non-pipelined system of combination circuits (A, B, C) that computation requires total of 300 picoseconds. Comb. logic.
Detailed Routing مرتضي صاحب الزماني.
ECE 352 Digital System Fundamentals
COMP541 Sequential Logic Timing
Lecture 19 Logistics Last lecture Today
Timing Analysis and Optimization of Sequential Circuits
ELEC 7770 Advanced VLSI Design Spring 2010 Zero-Skew Clock Routing
Lecture 3: Timing & Sequential Circuits
Presentation transcript:

Performance Analysis (Clock Signal) مرتضي صاحب الزماني

Unbalanced delays Logic with unbalanced delays leads to inefficient use of logic: short clock period long clock period مرتضي صاحب الزماني

Flip-flop-based system performance analysis مرتضي صاحب الزماني

Flip-flop-based system model Clock signal is perfect (no rise/fall), period P. Clock event on rising edge. Setup time s. Time from arrival of combinational logic event to clock event. Propagation time p. Time for value to go from flip-flop input to output. Worst-case combinational delay C. Time from output of flip-flop to input. مرتضي صاحب الزماني

Clock parameters مرتضي صاحب الزماني

Clock period constraint P >= p + C + s. s C مرتضي صاحب الزماني

Clock with rise/fall tr is large because the clock wire is long and has high capacitance. مرتضي صاحب الزماني

Rise/fall clock period constraint P >= tr + p + C + s s tr C مرتضي صاحب الزماني

Skew Skew: relative delay between events. Clock skew: can harm any sequential system. مرتضي صاحب الزماني

Clock skew Clock must arrive at all memory elements in time to load data. مرتضي صاحب الزماني

Clock skew in system D Q logic d D Q مرتضي صاحب الزماني

Clock skew analysis model s12 = d1 – d2 Assume d1 > d2 (s12 > 0) φ مرتضي صاحب الزماني

Skew and clock period tsu= tr = 0 If clock arrives at FF1 after FF2, then there is less time for the signal to propagate through the combinational logic. Given clock period, determine allowable skew: P >= D2 + s12 مرتضي صاحب الزماني

Clock distribution Often one of the hardest problems in clock design. Fast edges. Minimum skew. مرتضي صاحب الزماني

Clock skew example 10 ps 10 ps 20 ps 20 ps 30 ps 30 ps D Q D Q 10 ps 10 ps 20 ps 20 ps 30 ps 30 ps مرتضي صاحب الزماني

Clock Skew مرتضي صاحب الزماني

Clock Routing Problem مرتضي صاحب الزماني

H-Tree Based Algorithm 16 points 4 points مرتضي صاحب الزماني

MMM Algorithm - Jackson, Srinivasan and Kuh, DAC 1990. مرتضي صاحب الزماني

MMM Steps مرتضي صاحب الزماني

Geometric Matching Algorithm مرتضي صاحب الزماني

Geometric Matching Algorithm مرتضي صاحب الزماني

Weighted Center-Based Algorithm مرتضي صاحب الزماني

Weighted Center-Based Algorithm × Tapping Point Selection مرتضي صاحب الزماني

Observation Do we really need to make the skew zero for all flip-flops? Not many clean and/or optimal techniques work in this less constrained regime Y. Chen, A.B. Kahng, G. Qu,A. Zelikovsky, “The Associative Clock Routing Problem,” ACM/ IEEE Design Automation Conference, 1999. مرتضي صاحب الزماني