Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012.

Slides:

Advertisements

Similar presentations

Computer Memory/Storage Device

Advertisements

Spintronics: How spin can act on charge carriers and vice versa

Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.

A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.

Bryan Lahartinger. “The Apriori algorithm is a fundamental correlation-based data mining [technique]” “Software implementations of the Aprioiri algorithm.

Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.

Semiconductor Memories ECE423 Xiang Yu RAM vs. ROM  Volatile  RAM (random access) SRAM (static) SRAM (static) SynchronousSynchronous AsynchronousAsynchronous.

Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.

CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,

TOWARDS AN EARLY DESIGN SPACE EXPLORATION TOOL SET FOR STT-RAM DESIGN Philip Asare and Ben Melton.

Emerging Memory Technologies

International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,

Magnetoresistive Random Access Memory (MRAM)

Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.

NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.

GLOBECOM (Global Communications Conference), 2012

1 Nanoelectronic Memory Devices: Space-Time-Energy Trade-offs Ralph Cavin and Victor Zhirnov Semiconductor Research Corporation.

Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang.

Routing Prefix Caching in Network Processor Design Huan Liu Department of Electrical Engineering Stanford University

Magnetic Random Access Memory Jonathan Rennie, Darren Smith.

02/21/2003 CART 1 On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories Rajagopalan Desikan, Charles R. Lefurgy, Stephen.

SPINTRONICS …… A QUANTUM LEAP PRESENTED BY: DEEPAK 126/05.

Spintronics. Properties of Electron Electron has three properties. Charge Mass Spin.

4-1 Computer Organization Part The Memory Hierarchy.

A Low-Power Precomputation-Based Parallel CAM Chi-Sheng Lin, Jui-Chang, Bin-Da Liu IEEE2003.

The Advanced Low-dimensional Electronics & Nano-science Team

A SEMINAR ON 1 CONTENT 2  The Stream Programming Model  The Stream Programming Model-II  Advantage of Stream Processor  Imagine’s.

MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.

NANO RAM. NANO RAM CONTENTS INTRODUCTION HISTORY CARBON NANOTUBE STORAGE IN NRAM ADVANTAGES LIMITATIONS USES OF NRAM CONCLUSION REFERENCES.

Magnetic tunnel junctions for magnetic random access memory applications M. Guth), G. Schmerber, A. Dinia France 2002.

Literature Review on Emerging Memory Technologies

Emerging Non-volatile Memories: Opportunities and Challenges

ROM AND RAM By Georgia Harris. WHAT DOES IT MEAN?  RAM: random access memory  ROM: read only memory.

Click to edit Master title style Progress Update Energy-Performance Characterization of CMOS/MTJ Hybrid Circuits Fengbo Ren 05/28/2010.

SPINTRONICS Submitted by: K Chinmay Kumar N/09/

Magnetic RAM Magnetoresistive Random Access Memory.

1 Comparing FPGA vs. Custom CMOS and the Impact on Processor Microarchitecture Henry Wong Vaughn Betz, Jonathan Rose.

FPGA IMPLEMENTATION OF TCAM Under the guidance of Dr. Hraziia Presented By Malvika ( ) Department of Electronics and Communication Engineering.

Field Programmable Gate Arrays

Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer MRAM (STT MRAM) Array for Yield Enhancement Jing Li, Charles Augustine,

Random access memory.

Magnetoresistive Random Access Memory (MRAM)

Floating-Point FPGA (FPFPGA)

EE201C: Winter 2012 Introduction to Spintronics: Modeling and Circuit Design Richard Dorrance Yuta Toriyama.

Low Write-Energy STT-MRAMs using FinFET-based Access Transistors

Instructor: Dr. Phillip Jones

A Review of MTJ Compact Models

. - t !!l t. - 1f1f J - /\/\ - ' I __.

Experiment Evaluation

Information Storage and Spintronics 10

التأهيل التربوي المملكة العربية السعودية جامعة الملك عبدالعزيز

An Illustration of 0.1µm CMOS layout design on PC

STT-MRAM Tapeouts: IBM 65nm & IBM 45nm SOI

Modeling and Design of STT-MRAMs

The Memory-Processor Gap

SPINTRONICS DIAS XAVY v ROLL NO:27 EC S3.

.. '.. ' 'i.., \. J'.....,....., ,., ,,.. '"'". ' · · f.. -··-·· '.,.. \...,., '.··.. ! f.f.

MRAM prototypes of many MegaByte capacity

GCSE OCR 3 Memory Computer Science J276 Unit 1

Compact Modeling of MTJs for use in STT-MRAM

STT-RAM Circuit Design

STT-RAM Design Fengbo Ren Advisor: Prof. Dejan Marković Dec. 3rd, 2010

Literature Review A Nondestructive Self-Reference Scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) —— Yiran Chen, et al. Fengbo Ren 09/03/2010.

Hardware Main memory 26/04/2019.

Objectives Describe the difference between RAM and ROM

420, , , ,000 1,300,000 One commercial 680, , ,000 1,200,000 1,800,000 Two commercial 680,000.

420, , , ,000 1,300,000 One commercial 680, , ,000 1,200,000 1,800,000 Two commercial 680,000.

Presentation transcript:

Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012

Non-Volatile Computing

Towards NV-Computing

STT-RAM Memory Cell

Scalability: MRAM vs. STT-RAM

Memory Technology Comparison

MRAM Roadmap

STT-RAM 54nm – 50MHz

MTJ-based TCAM

MTJ-based Full Adder Cell

Non-Volatile FPGA

Conclusions NV Computing power and performance advantages Potentially huge for the end consumer Potential to simplify memory hierarchy STT-RAMs poised for commercialization, but… Power, Area, Performance improvements still needed Technology still requires a lot of development Process integration a major hurdle Little development of CAMs and FFs Very little love for MTJ-based logic