ADC32RF45 Testing.

Slides:



Advertisements
Similar presentations
Sundance Multiprocessor Technology SMT702 + SMT712.
Advertisements

DAP-1520 FAQ’s Wireless AC750 Dual Band Range Extender.
DNR-322L & DNR-326.
Riso Digital Education Center Appendix for SRC Training Basic Course 1.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
MZ790 Print Driver and RINC Software Install and Setup These instructions are to assist you in installation and setup of the MZ790 Print Driver and RINC.
VC707 Power Bus Reprogramming
AC701 Power Bus Reprogramming © Copyright 2012 Xilinx.
1. 2 LXU800 User’s Manual 1.Installation – Windows XP UI Features Introduction Data Connection & Disconnection.
Quick Guide GV-Data Capture box v3e w/ pcAmerica Resturant POS.
NORTEL NETWORKS CONFIDENTIAL CallPilot 150 Modem Access Jan 03, 2005 Version 1.5.
DWR-113 FAQ’s 3G WiFi Router.
RemoteDrive. OVERVIEW OVERVIEW The RemoteDrive is a special software running on Windows TM and controlling the devices manufactured by Elettronica Santerno.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Important information & instructions for doing web upgrade :  User needs to backup all his data before doing web upgrade as the same will get deleted.
How to Download and Install a Print Driver on a Windows PC.
U81X0 Downloading Tool Manual 1 ( Version 1.2 ) FlashRW For U81X0 Version 4.0.0(Build #95V) February 2004 LG Electronics Inc.
High Speed Data Converter University
Special Project Group 03 Chintan Shah Nisharg Patel Cynthia York.
Thank you for your decision to try vTreePro Practice Tree Software! Your satisfaction is very important to us. Please feel free to send us an if.
Otasuke GP-EX! Chapter 11 GP-Viewer EX
 PIXELA CORPORATION All Rights reserved PIXELA CONFIDENTIAL How to get the log How to get the log data.
Touch screen function manual Right & left scroll key Room selecting key, Maximal quantity 50. Controlling Target icon Room background image brightness.
1 | INALA TECHNOLOGIES TEST PROCEDURE: ECS2, SAM2, SAM1.5 & ACCESS VERSION 1.0.
Quick guide to ASIMON configuration For version 3.0 or greater SAFETY AT WORK Date: 3/18/2009.
SIDE SCAN HARDWARE CONFIGURATION
Maj Jeffrey Falkinburg Room 2E46E
Step 1 - Installing TStatSpec Download the TStatSpec software from customer.honeywell.com.  The files will need to be extracted in a new folder.  
Programming and Debugging with the Dragon and JTAG
Lab 1: Using NIOS II processor for code execution on FPGA
Test Boards Design for LTDB
3.3 PC ICOM Card Driver Installation
The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.
ADS54J66EVM Test with TSW14J10EVM and ZC706
Commissioning the SIS3316 Digitizer
3.14 Microscan QX-870 Scanner Configuration
THS5671EVM Test with TSW1400EVM
ADS54J20EVM Test with TSW14J10EVM and ZC706
Crouzet touch Quick start.
T_C_N_L_G_ E D I D I E O Y O H I E B J I R E A A W.
ADC32RF45EVM Test with TSW14J10EVM and ZC706
ADC12J4000, TSW14J10, VC707 Testing.
ADC32RF45 with KCU105 Internal Clock GHz.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
DAC3282 Setup.
ADC32RF45EVM Test with TSW14J10EVM and ZC706
3.4 Mi-com upload if necessary
Hardware Appliance Installation and Configuration
TSW30SH84EVM Changing Data Rate with GUI
Getting Started with Vivado
AC701 Power Bus Reprogramming
ADC12J4000 testing with KC705 Oct, 2014.
ADS54J60EVM, TSW14J10EVM and KC705 Test
DAC38J84 EVM Quick Start Guide
DAC38RF82 Test.
ECE 3567 Microcontroller Lab
ADC12J4000, TSW14J10, VC707 Dec 10x.
DAC3482 Internal Clock Operation
TSW3070 ARB WAVEFORM GENERATION
ADS54J66 Test.
ADC12DJ3200 Testing.
Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.
DAC37J82EVM, TSW14J10EVM, KC705.
ADC12DJ3200 Testing with KCU105 (JMODE0)
DAC38RF84 Test.
ADC12J4000, TSW14J10, KC105, Dec 4x.
ECE 3567 Microcontrollers Lab
How to install and manage exchange server 2010 OP Saklani.
Presentation transcript:

ADC32RF45 Testing

Hardware Setup Connect the ADC to the left FMC HPC connector on the KCU105 (see Figure on next slide). Connect an external 3GHz @12dBm source to ADC_CLK_IN (J5) of the ADC32RF45EVM. Connect an external 3GHz @12dBm source to LMK_CLKIN (J7) of the ADC32RF45EVM. This source must be synchronized with the ADC_CLK_IN source. Connect an external 400MHz @7dBm source to SMA AINP (J2) or SMA BINP (J3) of the ADC32RF45EVM. Connect the power cables to the KCU105 and ADC32RF45EVM. Connect two USB micro B cables between the KCU105 and a host computer with Vivado loaded: one between the USB to JTAG interface J1, and the other between the dual USB-UART port J4. Connect an Ethernet cable between the KCU105 and host PC.

ADC32RF45 & KCU105 Setup

Test Setup: Single tone is given as input to the device. Test conditions: Fs = external 3GHz Fin = 400MHz LMK = external 3GHz, clock dist mode Mode = 82820, 12 bit Ref clock = 200MHz Lane Rate 8Gbps

Setup Quick Setup page as shown below. Click on “Program EVM”

Click on ADC32RFxx tab. Change the De-emphasis to 0 dB for all 8 lanes

LMK04828 Clock Outputs tab, set the CLKout 2 and 3 DCLK Type to “Powerdown”.

KCU105 Setup The KCU105 development board uses Ethernet and dual USB-to-UART capabilities to interface with a host computer and set up the FPGA correctly. To program the FPGA firmware, the bit file must be loaded using the Xilinx Vivado design tool. The first step will be to establish communication with the KCU105 board.   Open a serial port connection with any sort of serial terminal software, e.g. TeraTerm, Hercules, etc. Initialize a serial port communication to Silicon Labs Dual CP210x USB to UART Bridge: Enhanced COM Port. Click on “Setup” then select “Serial Port”. Set the baud rate of this serial connection to 115200, and leave all other defaults as set. Open another serial port connection and connect to Silicon Labs Dual CP210x USB to UART Bridge: Standard COM Port. Ensure the baud rate of this serial connection is 9600, leaving all other defaults as set.

KCU105 setup (cont.) Power up the KCU105 board. There should be information scrolling on the Enhanced COM port. Program the FPGA, doing the following steps: Open Xilinx Vivado 2016.1 design tool Double click on “Open Hardware Manager”. Click on “Open Target”, and select “Open New Target” Click on “Next” twice. Select the Hardware Target, and click “Next” again. Click on “Finish”. Click on “Program device”. Select xcku040_0. Navigate to the provided bit file for the project. Select the proper bit file: “KC105_TI_DHCP.bit.” Click on “Program device”. A new window will open showing the status of the programming. Once this reaches100%, the FPGA is programmed. The board IP address will be available on the Standard COM port. Next, the VADJ8 voltage must be set to 1.8V. This is set in the Enhanced COM port terminal. Navigate to the Enhanced COM port window. Return to the main menu by entering “0” in the terminal. Select “Adjust FPGA Mezzanine Card (FMC) settings” by entering “4” “Set FMC VADJ to 1.8V” by entering “4” Return to the main menu by entering “0” To check this voltage, select “Get the Power Systems Voltages” by entering “2” Enter “7” to “Get VADJ1D8 voltage.” The voltage should appear above the menu. Return to main menu by entering “0”

HSDC Pro GUI   Open the special provided version of High Speed Data Converter Pro_KC105 GUI by right clicking on the icon and running as administrator. In the Select Board popup, check “Connect to KCU105.” Enter the IP address and Port. This can either be selected from the drop down menu or entered manually. Both the IP Address and Port number can be found in the Standard COM port terminal.

IP Address and Port, separated by :

After the HSDC Pro GUI connects, then select: “ADC32RF45_82820” Enter “3G” for ADC Output Data Rate. The new lane rate and reference clock settings will be as shown below.

Click on “Capture”. Capture results using a 400MHz input tone are shown below