Course: Low power design of electronic circuits Student: Ahmed Faraz.

Slides:

Advertisements

Similar presentations

UNIT 8: Synthesis Basics

Advertisements

VHDL Design of Multifunctional RISC Processor on FPGA

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.

What are FPGA Power Management HDL Coding Techniques Xilinx Training.

Basic Finite State Machines 1. 2 Finite State Machines Binary encoded state machines –The number of flip-flops is the smallest number m such that 2 m.

Registers Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.

©2004 Brooks/Cole FIGURES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS Click the mouse to move to the next page. Use the ESC key to exit this.

Investigating Error Detection using CRC EE800 Project Presentation V ISHESH

Synchronous Counters with SSI Gates

Registers and Counters

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Dynamic SCAN Clock control In BIST Circuits

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Kazi Spring 2008CSCI 6601 CSCI-660 Introduction to VLSI Design Khurram Kazi.

Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.

11/17/05ELEC / Lecture 201 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Low Voltage Sequential Circuit With a Ring Oscillator Clock ELEC 6270 Low power design of Electronic Circuits Spring, 2009 Presented by Mridula Allani.

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.

EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.

Fall 2006, Nov. 30 ELEC / Lecture 12 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Test Power Vishwani D.

11/29/2007ELEC Class Project Presentation1 LOW VOLTAGE OPERATION OF A 32-BIT ADDER USING LEVEL CONVERTERS Mohammed Ashfaq Shukoor ECE Department.

Spring 07, Jan 30 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 SOC Test Scheduling Vishwani D. Agrawal James.

Sequential Circuit Introduction to Counter

Sequential logic and systems

ELEC 6270 Low power design of Electronic Circuits Advisor: Dr.Vishwani Agrawal Student: Chaitanya Bandi.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

ECE 8053 – Project Fall’02 Design of 64-bit Low Power Spanning Tree Carry Lookahead Adder Presented by Suderson Soundararajan.

More Digital circuits. Ripple Counter The most common counter The problem is that, because more than one output is changing at once, the signal is glichy.

Linear Feedback Shift Register. 2 Linear Feedback Shift Registers (LFSRs) These are n-bit counters exhibiting pseudo-random behavior. Built from simple.

Lecture #27 Page 1 ECE 4110– Sequential Logic Design Lecture #27 Agenda 1.Counters Announcements 1.HW #12 due.

By Praveen Venkataramani

SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.

Kautalya Mishra. MULTI-CYCLE DATAPATH CLOCK CTR Unnecessary power is consumed by components that are not currently in use in an instruction cycle. This.

Low Power, High-Throughput AD Converters

VLSI Design & Embedded Systems Conference January 2015 Bengaluru, India Few Good Frequencies for Power-Constrained Test Sindhu Gunasekar and Vishwani D.

CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.

1 Very Low Voltage Operation of Benchmark Circuit c6288 Presented By: - Murali Dharan.

Low Power, High-Throughput AD Converters

Lecture #27 Page 1 ECE 4110–5110 Digital System Design Lecture #27 Agenda 1.Counters Announcements 1.Finish reading Wakerly sections 8.1, 8.2, 8.4, 8.5.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Characterizing Processors for Energy and Performance Management Harshit Goyal and Vishwani D. Agrawal Department of Electrical and Computer Engineering,

Low Power, High-Throughput AD Converters

Implementation of LFSR Counter Using CMOS VLSI Technology.

Sequential Logic An Overview

16 Bit Barrel Shifter Using D3L Logic

Who Wants to be an Electronics Millionaire?

Hardware Testing and Designing for Testability

Very low voltage 16-bit counter in high leakage static CMOS technology

Sequential Circuit: Counter

DR S. & S.S. GHANDHY ENGINEENRING COLLEGE

Latches, Flip-Flops and Registers

DESIGN AND IMPLEMENTATION OF DIGITAL FILTER

VLSI Testing Lecture 14: Built-In Self-Test

Lesson Objectives Aims

CS341 Digital Logic and Computer Organization F2003

Design of benchmark circuit s5378 for reduced scan mode activity

VLSI Testing Lecture 8: Sequential ATPG

Sequential Logic for Synthesis Simulation using ModelSim

32 BIT PARALLEL LOAD REGISTER WITH CLOCK GATING

Flip Flops Unit-4.

ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on

ECE 352 Digital System Fundamentals

Chapter 10 Introduction to VHDL

Presentation transcript:

Course: Low power design of electronic circuits Student: Ahmed Faraz

Index Objective Basic idea Basic gating circuit and linear feedback shift register Design platform Final circuit Results Conclusion

Objective To reduce the power of 16-bit linear feedback shift register(LFSR) using gated clock. To measure the Average, Maximum and Minimum Power in Traditional 16-bit LFSR. To measure the Average, Maximum and Minimum Power in 16-bit gated clock LFSR.

What is Linear feedback shift register? A linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state. For 16 bit LFSR-feedback polynomial is x 16 + x 14 + x 13 + x

Basic idea Since, in LFSR, the clock-path of all flip-flop toggles at every clock cycle, they consume a significant amount of power. To activate flip flop only when the input signal is different from the actual output value.

Design Platform Average Power Minimum PowerMaximum Power Verilog gatenetlist Design Architect (ELDO) VHDL Code (Designed, compiled and simulated in MODELSIM) Leonardo Spectrum

16 bit linear feedback shift register

16 bit Linear feedback shift register with gated clock

Results Without clock gatingWith clock gating Maximum power mW mW Minimum power nW nW Average power mW4.913 mW

Comparison

Conclusion Average power consumed has been decreased, whereas Minimum power has been increased which may be due to the initial power consumption at the time of initializing the LFSR.

References Dr. Vishwani Agrawal: Slides Spring 2009.Low Power Design of Electronic Circuits. Utilizing clock-gating efficiency to reduce power By Mitch Dale: EE TIMES-INDIA JANUARY 2008 Gated-Clock Design of Linear-Feedback Shift Registers By Walter Aloisi and Rosario Mita: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-2: EXPRESS BRIEFS, VOL.55,NO.6,JUNE 2008.