Speaker: Tian-Sheuan Chang July, 2004

Slides:



Advertisements
Similar presentations
MUHAMMAD AHMED HUSSAIN
Advertisements

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.
Configurable System-on-Chip: Xilinx EDK
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
SOC Consortium Course Material ASIC Logic Speaker: Lung-Hao Chang 張龍豪 Advisor: Prof. Andy Wu 吳安宇教授 May 21, 2003 National Taiwan University Adopted from.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
On Chip Bus National Taiwan University
SOC Consortium Course Material Memory Controller National Taiwan University Adopted from National Taiwan University SoC Design Laboratory.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
S&IP Consortium Course Material Standard I/O and Core Peripherals Speaker: Tian-Sheuan Chang July, 2004.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Computer Organization & Assembly Language © by DR. M. Amer.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
AT91 C-startup. 2 For reasons of modularity and portability most application code for an embedded application is written in C The application entry point.
Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. Andy Wu 吳安宇教授
Teaching Digital Logic courses with Altera Technology
DATE S. S.. Sandstone The sandstone carries out the following tasks: 1. Set up target platform environment, 2. Load a bootable image into memory, 3. Relinquish.
Chap. 4 ARM Boot Loader Internals. 2 S3C2500 ARM940T Core module ARM9TDMI CoreIC.
Introduction to Computers - Hardware
Introduction to the FPGA and Labs
Maj Jeffrey Falkinburg Room 2E46E
Programmable Logic Devices
Introduction to the ARM mbed Platform– A Hands-on Course
ARM Embedded Systems
Lab 1: Using NIOS II processor for code execution on FPGA
Chapter Objectives In this chapter, you will learn:
CA Final Project – Multithreaded Processor with IPC Interface
Microprocessor Systems Design I
Computer Hardware – System Unit
Using Xilinx ChipScope Pro Tools
FPGA IRRADIATION and TESTING PLANS (Update)
Microcontroller Based Digital Code Lock
Discovering Computers 2011: Living in a Digital World Chapter 4
ENG3050 Embedded Reconfigurable Computing Systems
CS-301 Introduction to Computing Lecture 17
CS703 - Advanced Operating Systems
Overview of Embedded SoC Systems
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Getting Started with Programmable Logic
Lecture 5: Lab 3 – Active HW Accelerator Design
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
Week 5, Verilog & Full Adder
ChipScope Pro Software
CSCI1600: Embedded and Real Time Software
Five Key Computer Components
Computer Organization
CSCI1600: Embedded and Real Time Software
Overview 1. Inside a PC 2. The Motherboard 3. RAM the 'brains' 4. ROM
Introduction to Microprocessor Programming
ChipScope Pro Software
Computer System Laboratory
Lab 9 ASIC Logic 第八組 R 陳方玉 R 陳建宏 R 柯鴻洋
JTAG, Multi-ICE and Angel
Digital Designs – What does it take
COMP3221: Microprocessors and Embedded Systems
Speaker: Yu-Ju Cho 卓余儒 Advisor: Prof. An-Yeu Wu 吳安宇教授
Chapter 13: I/O Systems.
Presentation transcript:

Speaker: Tian-Sheuan Chang July, 2004 ASIC Logic Speaker: Tian-Sheuan Chang July, 2004

Goal of This Lab Rapid Prototyping Lint Checking Coverage Verification Familiarize with ARM Logic Module (LM) Know how to program LM HW/SW co-verification using LM and CM S&IP Consortium Course Material

Outline Introduction ARM System Overview ARM Integrator System Memory Map Prototyping with Logic Module Lab – ASIC Logic S&IP Consortium Course Material

Introduction Rapid Prototyping – A fast way to verify your prototype design. Enables you to discover problems before tape out. Helps to provide a better understanding of the design’s behavior. ARM Integrator and Logic Module can be used for Hardware Design Verification and HW/SW co-verification. Hardware Design Verification: using LM stand alone. HW/SW co-verification: using LM, CM, Integrator together. S&IP Consortium Course Material

Outline Introduction ARM System Overview ARM Synchronization Scheme: Interrupt ARM Synchronization Scheme: Polling ARM Integrator System Memory Map Prototyping with Logic Module Lab – ASIC Logic S&IP Consortium Course Material

ARM System Overview A typical ARM system consists of an ARM core, a DSP chip for application-specific needs, some dedicated hardware accelerator IPs, storages, and some peripherals and controls. S&IP Consortium Course Material

ARM System Synchronization Scheme: Interrupt A device asserts an interrupt signal to request the ARM core handle it. The ARM core can perform tasks while the device is in use. Needs Interrupt Controller. More hardware. S&IP Consortium Course Material

IRQ registers S&IP Consortium Course Material

IRQ register Bit assignment S&IP Consortium Course Material

ARM System Synchronization Scheme: Polling The ARM core keeps checking a register indicating if the device has done its task. The ARM core is busy “polling” the device while the device is in use. Less hardware. S&IP Consortium Course Material

Outline Introduction ARM System Overview ARM Integrator System Memory Map Prototyping with Logic Module Lab – ASIC Logic S&IP Consortium Course Material

Overview of System Memory Map S&IP Consortium Course Material

Core Module Memory Map Core Module Control Register CM_CTRL 4-pole DIP switch (S1) on motherboard S1[1]=ON: code starts execution from boot ROM S1[1]=OFF: code starts execution from flash Bits Name Access Function 31:6 Reserved   5 BIGEND R/W 0=little-endian 1=big-endian 4 3 RESET W Reset core module 2 REMAP 0=access Boot ROM 1=access SSRAM 1 nMBDET R 0=mounted on MB 1=stand alone LED 0=LED OFF 1=LED ON S&IP Consortium Course Material

Core Module Memory Map (cont.) The nMBDET signal is permanently grounded by the motherboard so that it is pulled LOW on the core module when it is fitted. The REMAP bit only has effect if the core module is attached to a motherboard (nMBDET = 0). S&IP Consortium Course Material

Core Module Memory Map (cont.) 8MB 8MB 256MB 256KB S&IP Consortium Course Material

Core Module Alias Address S&IP Consortium Course Material

Integrator Memory Map for Core Modules REMAP = 0: Default following reset. Accesses to addresses 0x00000000 to 0x0003FFFF S1[1] = ON: the access is to boot ROM S1[1] = OFF: the access is to flash REMAP = 1: Accesses to address 0x00000000 to 0x0003FFFF REMAP: ROM is slow & narrow to RAM, so use this register to change memory map after initialization S&IP Consortium Course Material

Integrator Memory Map for Logic Modules S1[1] = ON: the EBI resources are mapped into the bottom 256MB of the system memory map. S1[1] = OFF: the flash is mapped repeatedly into bottom 256MB of the system memory map. S&IP Consortium Course Material

System Memory Map (1/3) S&IP Consortium Course Material

System Memory Map (2/3) S&IP Consortium Course Material

System Memory Map (3/3) S&IP Consortium Course Material

Outline Introduction ARM System Overview ARM Integrator System Memory Map Prototyping with Logic Module ARM Integrator AP & ARM LM FPGA tools Example 0 Example 1 Example 2 Exercise Lab – ASIC Logic S&IP Consortium Course Material

AP Layout S&IP Consortium Course Material

What is LM Logic Module A platform for developing Advanced Microcontroller Bus Architecture (AMBA), Advanced System Bus (ASB), Advanced High-performance Bus (AHB), and Advanced Peripheral Bus (APB) peripherals for use with ARM cores. S&IP Consortium Course Material

Using the LM It can be used in the following ways: As a standalone system With an CM, and a AP or SP motherboard As a CM with either AP or SP motherboard if a synthesized ARM core is programmed into the FPGA Stacked without a motherboard, if one module in the stack provides system controller functions of a motherboard S&IP Consortium Course Material

LM Architecture S&IP Consortium Course Material

Components of LM Altera or Xilinx FPGA Configuration PLD and flash memory for storing FPGA configurations 1MB ZBT SSRAM Clock generators and reset sources A 4-way flash image selection switch and an 8-way user definable switch 9 user-definable surface-mounted LEDs (8G1R) User-definable push button Prototyping grid S&IP Consortium Course Material

LM Layout 8-way switch 4-way switch S&IP Consortium Course Material

Links CONFIG link JTAG, Trace, and logic analyzer connectors Enable configuration mode, which changes the JTAG signal routing and is used to download new PLD or FPGA configurations. JTAG, Trace, and logic analyzer connectors Other links, switches, and small ICs can be added to the prototyping grid if required. S&IP Consortium Course Material

Memory Map S&IP Consortium Course Material

On-board Clock Generators S&IP Consortium Course Material

Clock Signal Summary S&IP Consortium Course Material

Programming the LM Clock 1MHz: CTRLCLKx=19'b1100111110000000100 2MHz: CTRLCLKx=19'b1100011110000000100 5MHz: CTRLCLKx=19'b1100001110000000111 10MHz: CTRLCLKx=19'b1100000110000000111 Constraint: S&IP Consortium Course Material

Example The example code operates as follows: 1. Determines DRAM size on the core module and sets up the system controller 2. Checks that the logic module is present in the AP expansion position 3. Reports module information 4. Sets the logic module clock frequencies 5. Tests SSRAM for word, halfword, and byte accesses. 6. Flashes the LEDs 7. Remains in a loop that displays the switch value on the LEDs S&IP Consortium Course Material

Two Platform – AHB & ASB Two versions of example 2 are provided to support the following implementations: AHB motherboard and AHB peripherals ASB motherboard and AHB peripherals Which AMBA has been downloaded on board can be observed by the alphanumber display H: AHB S: ASB S&IP Consortium Course Material

AHB-Lite System S&IP Consortium Course Material

Software Description 5 files included in .\Lab7\Codes\SW\example2\ sw.mcp: project file logic.c: the main C code logic.h: constant definitions platform.h: constant definitions rw_support.s: assembly functions for SSRAM testing S&IP Consortium Course Material

Outline Introduction ARM System Overview ARM Integrator System Memory Map Prototyping with Logic Module Lab – ASIC Logic S&IP Consortium Course Material

Lab : ASIC Logic Goal Guidance Principles Steps nLint for coding style check of ASIC design Coverage-driven verification of ASIC logics HW/SW Co-verification using Rapid Prototyping Principles Basics and work flow for prototyping with ARM Integrator Target platform: AMBA AHB sub-system Coding style check Coverage driven verification Guidance Learn to use nLint to improve coding style of the ASIC design Adopt systematic approach of verification using coverage metrics Downloading ASIC design into LM Understand HW/SW Co-verification on Integrator Steps Practice downloading hardware into LM’s FPGA Practice using nLint and Verification Navigator Run the example with HW and SW together on Integrator S&IP Consortium Course Material

nLint coding style check An RGB2YUV verilog HDL code is provided With some error in coding sytle Students are instructed familiarize with the use of nLint to perform coding style checking Students are asked to correct the bad coding style. Some errors in coding style can be rationalized, students should give the reason when decided not to correct a checking error reported from nLint S&IP Consortium Course Material

Coverage-driven verification Students are instructed to be familiarize with the use of TransEDA’s Verification Navigator. The RGB2YUV example is still being used The one used in nLint checking Students are asked to write test patterns to achieve 100% code coverage 100% state coverage 100% arc coverage S&IP Consortium Course Material

Downloading ASIC design to LM The example’s verilog codes are provided. The students are instructed to go through Xilinx ISE Implementation flow. The downloading procedures are instructed. Students are instructed to observe how the example SW and HW operate together S&IP Consortium Course Material