Multiprocessor & Multicomputer

Slides:

Advertisements

Similar presentations

Princess Sumaya Univ. Computer Engineering Dept. Chapter 3:

Advertisements

Princess Sumaya Univ. Computer Engineering Dept. Chapter 3: IT Students.

Chapter 3 Arithmetic for Computers. Multiplication More complicated than addition accomplished via shifting and addition More time and more area Let's.

CS 447 – Computer Architecture Lecture 3 Computer Arithmetic (2)

Computer ArchitectureFall 2007 © September 5, 2007 Karem Sakallah CS 447 – Computer Architecture.

COE 308: Computer Architecture (T032) Dr. Marwan Abu-Amara Integer & Floating-Point Arithmetic (cont.) (Appendix A, Computer Architecture: A Quantitative.

Integer Arithmetic Floating Point Representation Floating Point Arithmetic Topics.

COE 308: Computer Architecture (T041) Dr. Marwan Abu-Amara Integer & Floating-Point Arithmetic (Appendix A, Computer Architecture: A Quantitative Approach,

1 Lecture 4: Arithmetic for Computers (Part 4) CS 447 Jason Bakos.

Computer ArchitectureFall 2008 © August 27, CS 447 – Computer Architecture Lecture 4 Computer Arithmetic (2)

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

Data Representation – Binary Numbers

Computer Arithmetic. Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than.

Computer Architecture Lecture 3: Logical circuits, computer arithmetics Piotr Bilski.

Conversion Between Lengths Positive number pack with leading zeros +18 = = Negative numbers pack with leading ones -18 =

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

CH09 Computer Arithmetic  CPU combines of ALU and Control Unit, this chapter discusses ALU The Arithmetic and Logic Unit (ALU) Number Systems Integer.

Figure 1.1 Block diagram of a digital computer. Functional Units.

ECEG-3202: Computer Architecture and Organization, Dept of ECE, AAU 1 Floating-Point Arithmetic Operations.

Lecture notes Reading: Section 3.4, 3.5, 3.6 Multiplication

IT253: Computer Organization

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

Computer Architecture Lecture 11 Arithmetic Ralph Grishman Oct NYU.

COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers

C OMPUTER A RITHMETIC. I NTRODUCTION A processor has an separate unit that is known as ALU that executes arithmetic operations. Negative numbers may be.

Chapter 8 Computer Arithmetic. 8.1 Unsigned Notation Non-negative notation  It treats every number as either zero or a positive value  Range: 0 to 2.

DATA REPRESENTATION Data Types Complements Fixed Point Representations

1 CE 454 Computer Architecture Lecture 4 Ahmed Ezzat The Digital Logic, Ch-3.1.

Computer Arithmetic. Integer Representation Sign-magnitude representation ’s complement representation magnitudes

Chapter 9 Computer Arithmetic

William Stallings Computer Organization and Architecture 8th Edition

COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers

CHAPTER 18 Circuits for Arithmetic Operations

Array multiplier TU/e Processor Design 5Z032.

NxN Crossbar design for Barrel Shifter

Expressible Numbers.

Unit -2 ARITHMETIC.

William Stallings Computer Organization and Architecture 7th Edition

Outline Introduction Floating Point Arithmetic Adder Multiplier.

Principles & Applications

Integers in 2’s compliment Floating point

Data Representation and Arithmetic Algorithms

CSCE 350 Computer Architecture

The IEEE Floating Point Standard and execution units for it

Computer Organization and Design

Arithmetic Logical Unit

CPU Design & Computer Arithmetic

ECEG-3202 Computer Architecture and Organization

A.R. Hurson 323 CS Building, Missouri S&T

Data Representation and Arithmetic Algorithms

Computer Architecture

Chapter 8 Computer Arithmetic

Booth's Algorithm for 2's Complement Multiplication

CHAPTER 18 Circuits for Arithmetic Operations

Arithmetic Logic Unit A.R. Hurson Electrical and Computer Engineering Missouri University of Science & Technology A.R. Hurson.

Computer Architecture

Presentation transcript:

Multiprocessor & Multicomputer

Motherboard

CPU

Multi-core

multiprocessor

multicomputer

Computer Arithmetic

Addition & Subtraction Signed - Magnitude

Hardware Architecture Cont.… Hardware Architecture

Cont.… Flowchart

Addition & Subtraction Signed – 2’s Complement

Multiplication Signed - Magnitude

Cont.…

Cont.… Example Number1 X Number 2 Multiplicand in B Multiplier in Q E A Q SC shr(EAQ) Final Product in AQ

Multiplication Signed – 2’s Complement (Booth’s)

Cont.… Flowchart

Cont.… Example Number1 X Number 2 Multiplicand in BR Multiplier in QR Qn Qn+1 AC QR SC Ashr(AC & QR) Final Product in AC QR

Division Signed – 2’s Complement

Cont.… Example

Cont.… Example

Cont.… Example

Array Multiplier ‘J’ is Multiplier ‘k’ is Multiplicand J*k  AND gates (J-1)*k  HA Here, a is Multiplier And b is Multiplicand

Addition & Subtraction Floating Point Numbers Hardware Architecture The algorithm can be divided into four consecutive parts: 1. Check for zeros. 2. Align the mantissas. 3. Add or subtract the mantissas 4. Normalize the result

Flowchart

Multiplication Floating Point Numbers The algorithm can be divided into four consecutive parts: 1. Check for zeros. 2. Add the Exponents. 3. Multiply the mantissas. 4. Normalize the Product.

Flowchart

Division Floating Point Numbers The algorithm can be divided into four consecutive parts: 1. Check for zeros. 2. Subtract the Exponents. 3. Divide the mantissas.

Flowchart

Derivation of BCD Adder

Block Diagram of BCD Adder Cont.… Block Diagram of BCD Adder

Decimal Addition & Subtraction One stage of Decimal Arithmetic Unit

Parallel Decimal Addition All Serial Addition

Digit Serial and Bit Parallel Addition

Decimal Multiplication & Division Registers for Decimal Arithmetic Multiplication and Division

Flowchart for Multiplication

Flowchart for Division