Pi Logic Controller Teresa Núñez DESY Photon Science

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.
Pico-SAM9G45 Development Board for Envirobat Presented by Kiran G K Date : 18/06/13.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Elliot Buller Luke Ciavonne Mehdi Mehrpartou Advisor: Dr. Steven Reising.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
WaveBook, Personal Daq, and DaqBoard/3000 USB Overview John Rys Product Support Engineer.
Schutzvermerk nach DIN 34 beachten XC200 Hardware Overview.
Teachers Name : Suman Sarker Telecommunication Technology Subject Name : Microcontroller & Embedded System Subject Code : 6871 Semester : 7th Department.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Petra III Status Teresa Núñez Hasylab-DESY Tango Meeting DESY,
A configurable Interlock System for RF- Stations at XFEL M.Penno, T. Grevsmühl, H.Leich, A. Kretzschmann W.Köhler, B. Petrosyan, G.Trowitzsch, R.Wenndorff.
The labjack. WHAT IS A LABJACK? An interface box that allows a computer to interact with the real world by collecting data and passing out instructions.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Tango Meeting ONERA, PiLC Logic Controller ADQ412 Digitizer Diffractometer in Sardana GPFS storage system Experiment Control Upgrades at DESY.
Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.
Timothy Kritzler and Joseph Mintun Sponsor: Martin Engineering, Illinois Advisors: Dr. Malinowski and Dr. Ahn Bradley University Electrical and Computer.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Report on the progress of the 40MHz SEU Test System based on DE2 Board 20 Jan in CPPM Zhao Lei.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
Digital Acquisition: State of the Art and future prospects
PADME Front-End Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Intro to USB-6009 DAQ.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
LHC1 & COOP September 1995 Report
Baby-Mind SiPM Front End Electronics
CCS Hardware Test and Commissioning Plan
Recent R&D Milestones at GRAPES-3
Data Aquisition System
Iwaki System Readout Board User’s Guide
ETD meeting Electronic design for the barrel : Front end chip and TDC
DCH FEE 28 chs DCH prototype FEE &
Office Hours: M, W 12:30 to 2:30 PM or By Appointment
CoBo - Different Boundaries & Different Options of
CMS EMU TRIGGER ELECTRONICS
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Trigger status Fan-out Trigger processor
LHC BLM system: system overview
Vision for Robotic Applications
Photon beamline crates
Ultra-High Performance Low-Power Audio Recorder
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
PRODUCTION BOARDS TESTING
Trigger status Fan-out Trigger processor
University of California Los Angeles
Commodity Flash ADC-FPGA Based Electronics for an
asyn Driver Tutorial Measurement Computing 1608GX-2A0
Tests Front-end card Status
PRODUCTION BOARDS TESTING
ACOE347 – Data Acquisition and Automation Systems
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

Pi Logic Controller Teresa Núñez DESY Photon Science Description/Features Scheme Software interface Applications Tango Meeting ELI Beamlines, 06-06-18

Scope of applications only limited by the FPGA functionality Pi Logic Controller Multifunctional and customizable module for fast signal processing Data processing power, speed, synchronicity -> FPGA Configurable input/outputs -> NIM/TTL I/O, ADC, DAC and temperature (PT sensor) cards High-level user-friendly interface -> Raspberry Pi 2 Scope of applications only limited by the FPGA functionality Developed at DESY (FS-EC group)

Easily exchanged if damaged Description/Features Six different PCB’s: Mainboard Raspberry Pi DE0-Nano board (FPGA Cyclone IV) Display board I/O board I/O cards Resistive touch-display 480x680 pixel 16 LEMO jacks 16 RGB LEDs USB 2.0 ports (2 front-1 rear) Ethernet link Easily exchanged if damaged Power Supply: NIM +6V mains adaptor FPGA processing time down to 6 ns Power consumption < 20 Watt Signals galvanically isolated Stereo sound

Scheme Raspberry Pi2 Touch display Ethernet NIM-Crate plug FPGA (2x32bit regiters/IO) LEDs display I/O status 16 slots for I/O cards: - NIM-TTL I/O - ADC/DACs (0-10V) - PT sensors USB 2.0 jacks (2 front – 1 rear) Isolated Lemo I/0 jacks

Configured and controlled via Tango Servers Software Interface Configured and controlled via Tango Servers Raspberry Pi2 (Debian OS) PiLCTriggerGenarator TS BCM2835 lib XMCD TS HL lib … BL Computer PiLC TS Download FPGA firmware Read/write FPGA registers Control FPGA operation I/Os i/o cards PiLC FPGA

Dedicated Tango Server for each application Applications Dedicated Tango Server for each application Delay Generator for Pump-Probe experiments Detector counts collection based on input signal depending on magnet state for XMCD measurements VFC: frequency generator linearly dependent on an analog input XMCD -> X-Ray Magnetic Circular Dichroism

Continuous scans trigered by PiLC Applications: Continuous Scans Continuous scans trigered by PiLC PiLCTriggerGenerator TS PiLCArrayBasedTG TS PiLC TG Counts Triggers PiLCScanSlave TS Encoder PiLC Slave Counts/ADC values

Generate triggers and store data Applications: Continuous Scans PiLCTriggerGenerator: Generate triggers and store data Seven trigger modes: based on time and/or position (start and frequency, ‘zig-zag’ in defined window) or external signal. Up to five encoder and one counter values (extensible) stored in circular buffer (32 MB depth) during scans Selectable encoder triggering Data (encoders/counter readings) accessible during scan Maximum trigger rate depends on stored data and requested number of triggers (limited by buffer full): up to 11.2 kHz in worst scenario Output written in nexus files (pni-libraries)

Generate shifted triggers Applications: Continuous Scans PiLCArrayBasedTG: Generate shifted triggers Array-based defined pattern Two modes: counter or encoder input signals Up to four trigger channels Trigger information loaded from input file: trigger-channel, trigger-value, trigger-level Take care of detector after-glow Ex. Control Perkin Elmer and shutter

Listen triggers and store data Applications: Continuous Scans PiLCScanSlave: Listen triggers and store data Up to five values from counter or ADC card (TS dinamically configured) Data accessible during scan Working in manual or automatic mode (arm by itself or by TriggerGenerator TS) Output written in NeXus files (pni-libraries) Integrated in Sardana via Macros and TriggerGenerator controller (under test)

Continuous scans trigered by PiLC Current applications at DESY Continuous scans trigered by PiLC 20 new PiLC modules in preparation