Intel 8080 Processor The 8080 was an 8-bit processor

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Central Processing Unit
CS364 CH16 Control Unit Operation
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Processor System Architecture
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
Stored Program Concept: The Hardware View
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
The Computer Processor
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Basic Operational Concepts of a Computer
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
The CPU Central Processing Unit. 2 Reminder - how it fits together processor (CPU) memory I/O devices bus.
Fetch-execute cycle.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
Computer Structure & Architecture 7b - CPU & Buses.
Computer Studies/ICT SS2
Computer Organization 1 Instruction Fetch and Execute.
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2015.
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2012.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
3.1.4 Hardware a. describe the function and purpose of the control unit, memory unit and ALU (arithmetic logic unit) as individual parts of a computer;
Computing Science Computer Structure: Lesson 1: Processor Structure
Control Unit Operation
COMP 1321 Digital Infrastructure
Computer Organization
ECE 4110–5110 Digital System Design
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Stored program concept
Lecture on Microcomputer
Micro-Operations A computer executes a program Fetch/execute cycle
William Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture 7th Edition
Chapter 15 Control Unit Operation
פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים
The fetch-execute cycle
Number Representations and Basic Processor Architecture
Functional Units.
COMS 161 Introduction to Computing
CS149D Elements of Computer Science
Computer Organization and ASSEMBLY LANGUAGE
Architecture & Support Components
William Stallings Computer Organization and Architecture 7th Edition
COMP 1321 Digital Infrastructure
COMP 1321 Digital Infrastructure
The Little Man Computer
Chapter 14 Control Unit Operation
Central Processing Unit
THE FETCH-EXECUTE CYCLE.
William Stallings Computer Organization and Architecture 8th Edition
Chapter 14 Control Unit Operation
GCSE OCR 1 The CPU Computer Science J276 Unit 1
Revison Part two.
COMP 1321 Digital Infrastructure
Computer Concept and Practice
CPU Structure and Function
A Top-Level View Of Computer Function And Interconnection
Information Representation: Machine Instructions
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
Instruction execution and ALU
Computer Architecture
Computer Architecture
COMPUTER ARCHITECTURE
Sec (2.3) Program Execution.
Presentation transcript:

Intel 8080 Processor The 8080 was an 8-bit processor Registers hold 8-bits of information The ALU is capable of doing computations on 8-bit data values Used 16 address lines Address Bus = 16 wires Data Bus = 8 wires System Bus CPU Memory Unit Control Bus

64K Intel 8080 Processor Question: How much memory could be installed in a computer system which uses the 8080 processor? 64K 16 address lines 216 = 65,536 = 64K First address is 0 and the last address is 65,535 So range of addresses is 0H to FFFFH (0FFFFH) Why 64K? Most computers had about 4K of memory (memory was expensive!) Wanted to allow room for growth in the industry “64K is more memory than anyone will ever need!”

Intel 8080 Processor The addressing was simple! Example: Read the contents of memory cell #24,263 Put the address into the MAR This selects the appropriate memory cell Issue the read command to the memory unit Memory unit responds by putting cell’s contents on data bus Memory tells CPU data is ready (using an interrupt) CPU picks up data and stores it in MBR Memory Unit CPU 0000 0001 0002 . . . . 5EC5 5EC6 5EC7 FFFD FFFE FFFF A6 Other Registers MAR MBR 7E Address bus Data bus Control bus F0 5EC6 49 2C 2C 2C 9D ALU 8A Internal Bus 51 9B

General CPU Architecture MAR General Purpose Registers Address Bus to memory & I/O devices 1 2 3 4 MBR Data Bus 1 2 3 4 5 6 7 8 9 Program Counter Instruction Register ALU

General CPU Architecture MAR General Purpose Registers Address Bus 1 2 3 4 MBR Data Bus 1 2 3 4 5 6 7 8 9 Program Counter Instruction Register ALU

Program to add 4 + 7 Instruction 1: Fetch 1 2 3 4 1 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 1 2 3 4 MBR Data Bus Put 4 into 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 1 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 4 into in mem 9 Stop

Instruction 1: Fetch - Complete! 1 1 2 3 4 1 2 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 1 1 2 3 4 MBR Data Bus register 1 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 1 2 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 4 into register 1 in mem 9 Stop

Instruction 1: Execute - Complete! 1 2 3 4 4 2 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 1 2 3 4 4 MBR Data Bus 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 2 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 4 into register 1 in mem 9 Stop

Instruction 2: Fetch 2 1 2 3 4 4 3 2 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 2 1 2 3 4 4 MBR Data Bus Put 7 into 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 3 2 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 7 into in mem 9 Stop

Instruction 2: Fetch - Complete! 3 1 2 3 4 4 3 4 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 3 1 2 3 4 4 MBR Data Bus register 2 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 3 4 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 7 into register 2 in mem 9 Stop

Instruction 2: Execute - Complete! 1 2 3 4 4 7 4 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 1 2 3 4 4 MBR Data Bus 7 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 4 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Put 7 into register 2 in mem 9 Stop

Instruction 3: Fetch 4 1 2 3 4 4 7 4 5 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 4 1 2 3 4 4 MBR Data Bus 7 Add reg 1 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 4 5 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Add reg 1 in mem 9 Stop

Instruction 3: Fetch - Complete! 5 1 2 3 4 4 7 6 5 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 5 1 2 3 4 4 MBR Data Bus 7 and reg 2 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 6 5 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Add reg 1 and reg 2 in mem 9 Stop

Instruction 3: Execute - Complete! 1 2 3 4 4 7 11 6 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 1 2 3 4 4 MBR Data Bus 7 11 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 6 register 2 Add reg 1 Instruction Register ALU and reg 2 ADD Store reg 3 Add reg 1 and reg 2 in mem 9 Stop

Instruction 4: Fetch 6 1 2 3 4 4 7 11 6 7 1 2 3 4 5 6 7 8 9 MAR General Purpose Registers Address Bus 6 1 2 3 4 4 MBR Data Bus 7 Store reg 3 11 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 6 7 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Store reg 3 in mem 9 Stop

Instruction 4: Fetch - Complete! 7 1 2 3 4 4 7 11 8 7 1 2 3 4 5 6 7 8 MAR General Purpose Registers Address Bus 7 1 2 3 4 4 MBR Data Bus 7 in mem 9 11 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 8 7 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Store reg 3 in mem 9 in mem 9 Stop

Instruction 4: Execute - Complete! 9 1 2 3 4 4 7 11 11 8 11 1 2 3 4 5 MAR General Purpose Registers Address Bus 9 1 2 3 4 4 MBR Data Bus 7 11 11 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 8 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Store reg 3 in mem 9 in mem 9 Stop 11

Instruction 5: Fetch - Complete! 8 1 2 3 4 4 7 11 8 11 1 2 3 4 5 6 7 8 MAR General Purpose Registers Address Bus 8 1 2 3 4 4 MBR Data Bus 7 Stop 11 1 2 3 4 5 6 7 8 9 Put 4 into Program Counter register 1 Put 7 into 8 register 2 Add reg 1 Instruction Register ALU and reg 2 Store reg 3 Stop in mem 9 Stop 11