02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

Slides:



Advertisements
Similar presentations
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
Melting Probe IWF-EXP/ÖAW GRAZ Size: 40 x 40 x 195 mm Mass w/o electronics Calculated: 450g Measured: 350g, 3m tether Main Components Cable.
CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.
Questionnaire Response
GCT Source Card Status John Jones Imperial College London
Tracker Strip and Pixel FEDs John Coughlan Tracker Readout Upgrade Meeting September 12 th 2007.
QR026 High Sensitivity VME Tuner Performance Data
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
MICE Electronics Update Mice Target Workshop – Dec 2010 P J Smith James Leaver.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
High Speed Digital Systems Lab Spring/Winter 2010 Part A final presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Target Controller Electronics Upgrade Status P. Smith J. Leaver.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Eye Detector Project Midterm Review John Robertson Roy Nguyen.
PPIB and ODMB Status Report Rice University April 19, 2013.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
XTRP Hardware Mike Kasten University of Illinois 2/24/00.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
FSS Review 18th August Opto-isolator:Opto-isolator: Top 4 frequency bits set by DIP switchTop 4 frequency bits set by DIP switch FPGA controls bits.
John Coughlan CMS Week Mar FED Update FED Production Status Transition Card.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
ECE477 Midterm Design Review: Team #
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Monday December DESY1 GDCC news Franck GASTALDI.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
Converter Regulation Board Status WP PO 09/12/ CRB_PC_Advanced_Control.ppt Ph. Fraboulet – Converter Regulation Board 1.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
FEE Electronics progress PCB layout 18th March 2009.
Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
1 Back-Of-Crate : BOC Status Oct, 2002 BOC is the optical fibre interface for the ROD Receives module control data from ROD, performs clock-data encoding,
New digital readout of HFRAMDON neutron counters Proposal Version 2.
FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.
Development of T3Maps adapter boards
Initial check-out of Pulsar prototypes
Realising the SMP 1. Safe Machine Parameters Overview
Current DCC Design LED Board
Electronics: Demod + 4Q FE
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Assembly order PCB design
FEE Electronics progress
PLANNED WORK for week #10 (week of Oct. 28 – Nov. 3) PROGRESS
FED Design and EMU-to-DAQ Test
Presentation transcript:

02/06/2014James Leaver Slink Transition Card

02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink Transmitter –Provides access to FED Throttle signals Slink Transmitter Slink Transition Card Ethernet Connector FED Slink Data & Control Signals FED Throttle Signals VME Backplane 6U

02/06/2014James Leaver Features Board takes +5V from VME, generates +3.3V and +2.5V Slink data and control lines from FED are buffered to provide cleanest possible signals Differential Slink clock from FED converted to single-ended FED throttle signals converted to LVDS and output via Ethernet connector Status LEDs for voltage levels and the 2 spare BE FPGA signals (for debugging)

02/06/2014James Leaver Layout Power Supply Status LEDs LVDS Driver & Ethernet Connector S-Link Transmitter Card Mounting Buffers Clock Driver VME 64x Connector

02/06/2014James Leaver Production Costs DDi: –3 Boards = £ (10 days) –450 Boards = £13, (20 days) Express Circuits: –3 Boards = £ (10 days) –450 Boards = £9,694 (20 days) Have received PCB manufacture quotations from DDi and Express Circuits: (Ex. VAT)

02/06/2014James Leaver Production Costs Express Circuits significantly cheaper ( %) BUT: Have yet to obtain assembly quotations Currently unsure whether DDi or Express Circuits + Cemgraft will provide better manufacture & assembly package First three boards will be ordered from Express, and assembled in-house –Component cost for 3 boards: ~£250

02/06/2014James Leaver Transition Card Testing Simple board simple test requirements –Output test patterns from FED via Slink through Transition Card –Receive and verify test patterns –Errors on Transition Card should appear as incorrectly set bits in data transmission – easily traceable to specific contacts on board If prototype functions correctly, then further errors should be identified by manufacturer connectivity test

02/06/2014James Leaver Timeline A rough indication of the expected Transition Card progress over the coming weeks: Time (Days) Schematic complete, virtually all components obtained, layout progressing well Layout complete, order requested 3 Slink Transition Card PCBs received All Transition Cards populated All Transition Cards tested