Microfluidic Biochips

Slides:



Advertisements
Similar presentations
U of Houston – Clear Lake
Advertisements

ECE 667 Synthesis and Verification of Digital Circuits
A System to Generate Test Data and Symbolically Execute Programs Lori A. Clarke September 1976.
Strategic Decisions (Part II)
Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 10: RC Principles: Software (3/4) Prof. Sherief Reda.
Modern VLSI Design 3e: Chapter 10 Copyright  2002 Prentice Hall Adapted by Yunsi Fei ECE 300 Advanced VLSI Design Fall 2006 Lecture 24: CAD Systems &
Vapor and Combined Power Cycles
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Introduction To Programmable Logic Controllers
Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography Nada Amin 1, William Thies 2, Saman Amarasinghe 1 1 Massachusetts Institute.
Monolithic Microfabricated Valves and Pumps by Multilayer Soft Lithography EECE 491C Unger et al. (Quake group, CALTECH) Science, 2000.
Courseware High-Level Synthesis an introduction Prof. Jan Madsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens.
IP I/O Memory Hard Disk Single Core IP I/O Memory Hard Disk IP Bus Multi-Core IP R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R Networks.
Integrated Circuits Design for Applications in Communications Dr. Charles Surya Department of Electronic and Information Engineering DE636  6220
Automated Generation of Layout and Control for Quantum Circuits Mark Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz University of California,
Conceptual Design Review Senior Design
Pei-Ci Wu Martin D. F. Wong On Timing Closure: Buffer Insertion for Hold-Violation Removal DAC’14.
SMUCSE 8344 Constraint-Based Routing in MPLS. SMUCSE 8344 Constraint Based Routing (CBR) What is CBR –Each link a collection of attributes (performance,
September 2009 QTP Automation Framework. Objective  Introduction to Automation  Benefits of Automated Testing  Automated Testing Process  Introduction.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Design and Verification Tools for Continuous Fluid Flow- based Microfluidic Devices Jeffrey McDaniel, Auralila Baez, Brian Crites, Aditya Tammewar, Philip.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
Device Design: Stage 2 (Modified Microchannel Design) Device Objective –To test the viability of a two-level passive micro-fluidic device Modifications.
Microfluidic System for Automatic Cell Culture Chun-Wei Huang, Song-Bin Huang, Gwo-Bin Lee Department of Engineering Science, National Cheng Kung University,
Programmable Microfluidics Using Soft Lithography J.P. Urbanski Advisor: Todd Thorsen Hatsopoulos Microfluidics Lab, MIT January 25/2006.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
Feedback Control for the Programmable Cell Culture Chip “ProCell” Felician Ștefan Blaga Supervisor: Paul Pop (DTU Informatics) Co-supervisors: Wajid Minhass.
A Graph Based Algorithm for Data Path Optimization in Custom Processors J. Trajkovic, M. Reshadi, B. Gorjiara, D. Gajski Center for Embedded Computer Systems.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
Computing and SE II Chapter 9: Design Methods and Design Models Er-Yu Ding Software Institute, NJU.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
CS223: Software Engineering Lecture 4: Software Development Models.
Chapter : 9 Architectural Design
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
MICROCHANNEL DESIGN ISSUES Susan Beatty Anne Samuel Kunal Thaker.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Distributed Sequencing for Resource Sharing in Multi-Applicative Heterogeneous NoC Platforms 林鼎原 Department of Electrical Engineering National Cheng Kung.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
ASIC Design Methodology
ECE 565 VLSI Chip Design Styles
Objectives Evaluate the performance of gas power cycles for which the working fluid remains a gas throughout the entire cycle. Analyze vapor power.
Seating Nipple By-Pass System
Ph.D. in Computer Science
ECE 565 High-Level Synthesis—An Introduction
Course Summary Organization: A process providing goods and services based on a set of inputs, including raw material, capital, labor and knowledge. The.
Paper Microfluidic Devices
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
High Performance Liquid Chromatography (HPLC)
Elena Maftei Technical University of Denmark DTU Informatics
HP Operations Orchestration
Energy Environment ENVE 411 Energy conversions.
Fault-Tolerant Architecture Design for Flow-Based Biochips
Timing Analysis 11/21/2018.
Lesson 4 Synchronous Design Architectures: Data Path and High-level Synthesis (part two) Sept EE37E Adv. Digital Electronics.
ChipScope Pro Software
ILC Experimental Hall Cryogenics An Overview
HIGH LEVEL SYNTHESIS.
Integration Testing CS 4311
Energy Environment ENVE 411 Energy conversions.
ChipScope Pro Software
Presented By: Darlene Banta
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

Microfluidic Biochips Application Model Microfluidic Biochips Biochemical application is modeled using a sequencing graph G(O, E) that is directed, acyclic and polar. Set O captures the operations that need to be performed and the associated execution time. Edge set E captures the dependency constraints. Biochips are replacing conventional biochemical analyzers and are able to integrate on-chip all the necessary functionalities for biochemical analysis using microfluidics. In Flow-based biochips, liquid samples of discrete volume flow in the on-chip channel circuitry. The biochip has two layers (fabricated using soft lithography): flow layer and control layer. The liquid samples are in the flow layer and are manipulated through microvalves created using the air pressurized control layer. By combining these microvalves, more complex units like mixers, micropumps etc. can be built with hundreds of units being accommodated on one single chip. a Pressure source z1 Control layer Flow layer Valve va Fluidic input Source Sink Mix (4) Mix (5) Heat (3) Mix (3) Heat (2) Filter (5) Mix (2) O1 O2 O3 O5 O4 O6 O7 O8 O9 O10 Microvalve Architecture Model Detector Mixer Filter In3 In4 In2 In1 Out3 Out2 Out1 The biochip architecture is modeled as a topology graph that captures the Biochip components (resource constraints) Biochip inlets/outlets and interconnections between components Permissible fluid flow (routing) paths and their associated latencies Biochip: Functional View Biochip Synthesis z2 z3 z4 In1 In2 In3 In4 z5 z7 z8 z11 Out2 Out3 Out1 v1 v2 v3 v4 v6 v5 Detector Filter z10 z12 Mixer z9 z13 z1 z6 v7 Component Library Currently, researchers manually map the applications onto the valves of the chip which is inefficient, time consuming and would not scale for larger, more complex chips. Problem: Synthesize the application onto the given chip architecture minimizing the application completion time and satisfying the resource and dependency constraints. Component Operational Phases Execution Time Mixer Ip1/ Ip2/ Mix/ Op1/ Op2 0.5s Filter Ip/ Filter/ Op1/ Op2 20s Detector Ip/ Detect/ Op 5s Separator Ip1/ Ip2/ Separate/ Op1/ Op2 140s Heater Ip/ Heat/ Op 20ºC/s Allocation and Placement We consider that the biochip architecture is given. The allocation and placement is captured by the topology graph based architecture model. Mixer The rotary mixer is shown here. It has five operational phases. First two phases (Ip1 and Ip2) are used to move the liquid samples into the mixer. In the next phase (Mix) the samples are mixed, followed by two output phases (Op1 and Op2) removing the mixed sample from the mixer. It has a typical execution time of 0.5s, but this can vary depending on the application. The exact time is specified by the application designer while specifying the application model. Binding, Scheduling and Routing Biochip: Schematic View List Scheduling-based binding and scheduling heuristic utilized Since routing latencies are comparable to operation execution times, thus fluid routing (contention aware edge scheduling) is also taken into account (boxes with labels Fx in figure below) along with the operation scheduling (boxes with labels Ox). As an output, we generate the control sequence for a biochip controller for auto executing the application on the specified biochip. Mixer1 Mixer2 Mixer3 Heater1 Filter1 16 23.5 42.5 56 1 2 3 4 5 6 7 8 9 10 11 F1 F4 O1 F10 F9 F2 F5 O3 F14 S1 S2 S3 Input Waste To other components F25-1 O6 F15 F14 Pump F3 F6 O4 F19 F3 F6 O2 F19 O7 F19 O10 F23 F19 Conceptual View O5 O8 Waste Input O9 The proposed model-based approach is expected to reduce human effort, enabling designers to take early design decisions by being able to evaluate their proposed architecture, minimizing the design cycle time and also facilitating programmability and automation. Schematic View Contact: Professor Jan Madsen Email: Jan@imm.dtu.dk