Flexible I/O in a Rigid World

Slides:



Advertisements
Similar presentations
RapidIO Overview October © Copyright 2002 RapidIOTrade Association RapidIO Steering and Sponsoring Member Companies.
Advertisements

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
Sales Presentation November 2010
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Standard of Excellence Its Successes, and Future Direction Press Briefing Presented by VITA’s VPX Marketing Alliance November 2, 2010.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
FPGAs for Speed and Flexibility By: Rowland S. Demko Date: Sept’2011.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
ESODAC Study for a new ESO Detector Array Controller.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Overview of VITA57 - FMC Denis Smetana
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
PALM-3000 P3K FPDP Carrier Board Review Dean Palmer Building 318, Room 125 November 10, :00 am – 12:00 pm.
PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.
Shelf Management & IPMI SRS related activities
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
University of Oklahoma
PCI/104 Explanation and Uses in Test Program Set Development.
New PSB Beam Control A. Blas, P. Leinonen, J. Sanchez-Quesada Working group meeting 27/08/ Clock distribution 2.Motherboard to daughter cards connectors.
First test results with the Gigabit Link Interface Board (GLIB) Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team (M. Barros Marin,
UCT Software-Defined Radio Research Group
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
About Samway Electronic SRL Founded in 2005 in Bucharest, Romania Focused on management and monitoring solutions for telecom/industrial computers Active.
Modular Electronics the past, the present and the future
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Grzegorz Jablonski, Technical University of Lodz, Department of Microelectronics and Computer.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
GBT Interface Card for a Linux Computer Carson Teale 1.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
Evaluation of ATCA/  TCA M. Haney ILLINOIS UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN.
VIRGO Control System Upgrade: Multi-DSP Board Alberto Gennai INFN Pisa LIGO-G Z.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.
Connect Tech Introduction April About Connect Tech General Introduction Connect Tech is a privately held hardware design company. For more than.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
PXI Systems - Discussions Gueorgui ANTCHEV / EP-ESSEPTAB Meeting February 2003Slide 1 of 3 PXI = Compact PCI + eXtensions for Instrumentation PXI is an.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
VFC-HD PROJECT STATUS AND OUTSTANDING SEPTEMBER 2015.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Counting Room Electronics for the PANDA MVD
Modular Electronics an overview of modern standards
Serial I/O ADCs/DACs : The Next Giant Leap in Mixed-Signal for Space
High Speed Interconnect Project May08-06
High Speed Interconnect Project May08-06
Flexible I/O in a Rigid World
Test Boards Design for LTDB
“FPGA shore station demonstrator for KM3NeT”
HyperTransport™ Technology I/O Link
MicroTCA Common Platform For CMS Working Group
GBT-FPGA Interface Carson Teale.
xTCA in CMS Magnus Hansen Thanks to many CMS collaborators
Dr. Jeffrey M. Harris Director of Research and System Architecture
ANSI/VITA 74 also known as
Dylan Lang VITA 57.4 FMC+ Tutorial Dylan Lang
Presentation transcript:

Flexible I/O in a Rigid World “FMC” is a trademark of VITA

FPGA Mezzanine Card (FMC) VITA Standard (VITA 57) for I/O mezzanine modules optimized to work with a FPGA-based carrier board Deliver a stable, straightforward and compatible standard for board developers Eliminates need for complex protocol logic on mezzanine Maximizes data throughput Minimizes latency Reduces FPGA design complexity Minimizes system overheads Designed to work with industry-standard form-factors PCI, PCI-X, VME, cPCI, ATCA, AMC … www.vita.com/fmc 2

FPGA Board with I/O type A FPGA Board with I/O type B The Problem FPGA FPGA Board with I/O type A Connectors I/O circuitry A FPGAs are very powerful and flexible Large number of I/O pins Very high performance, especially for operations that can be parallelized and for repetitive tasks Many “hard” and “soft” IP cores available Because of power and flexibility, FPGAs are often utilized in I/O portions of embedded systems If I/O changes, the FPGA can be reprogrammed to handle new I/O, but a board respin is required to accommodate new I/O circuitry No industry standard way to deal with FPGA I/O up to now FPGA I/O circuitry B Connector FPGA Board with I/O type B

FPGA Board with I/O type B FPGA Board with I/O type A The Solution Take I/O off of the FPGA baseboard Put it on a mezzanine card Connectors I/O circuitry A circuitry B Connector FPGA Board with I/O type B FPGA Board with I/O type A FPGA FPGA

The Solution Design FPGA board with mezzanine site When I/O changes, only mezzanine card changes Connectors I/O circuitry A circuitry B Connector FPGA FPGA Board with I/O type B FPGA FPGA Board with I/O type A FPGA FPGA Board with mezzanine site

New I/O module standard: FMC – FPGA Mezzanine Card (VITA 57) I/O mezzanine module optimized to work with a FPGA-based carrier board Eliminates need for complex protocol logic on mezzanine Maximizes data through-put Minimizes latency Reduces FPGA design complexity Minimizes system overheads Lower cost Lower power Better thermal characteristics than having the FPGA on a PMC/XMC mezzanine FPGA Carrier with FPGA

FMC – FPGA Mezzanine Card (VITA-57) HPC . Single width module: 69x76.5mm (appr. ½ of PMC) Double width variant also defined Commercial and conduction cooled variants Low pin count and high pin count connector HPC: High Pin Count SeaRay Connector with 400 pins LPC: Low Pin Count SeaRay Connector with 160 pins Flexible interconnect between FMC and FPGA Parallel I/O – single-ended or differential pairs Up to 10 Multi-Gigabit Transceiver (MGT) high-speed serial links 160 single ended or 80 differential pairs Power JTAG I2C Clocks . 10 MGT pairs LPC . 68 single ended or 34 differential pairs Power JTAG I2C Clocks 1 MGT pair

Comparison, XMC vs. FMC XMC: 75x150 mm FMC: 69x76.5 mm

FMC on a 6U card One…

FMC Carrier Example with one FMC site

FMC on a 6U card Two…

FMC Carrier Example with two FMC sites

FMC on a 6U card Three!

Functions suitable for FMC Analog I/O: ADCs & DACs Digital parallel I/O: e.g., Camera Link, LVDS, FPDP Digital High-Speed Serial I/O: e.g., Fiber Optics, SerialFPDP, Gb/10Gb Ethernet ADC ADC ADC ADC ADC ADC HIGH SPEED SERIAL I/O ANALOG I/O PARALLEL I/O

So now there are two I/O module formats PMC / XMC For high-speed Analog and Digital I/O and Fiber-Optics Protocol engine (PCI-X, PCI Express, sRIO etc.) For use with SBCs Established standard – large ecosystem FMC (VITA-57) FPGA Mezzanine Card Only I/O front end on module (FPGA sits on carrier) HDL code provided to integrate into FPGA design Emerging standard

Sample Products

FMC Suppliers FMC Modules Carriers Support  3U 6U Company High Speed Serial Networking Image Processing A/D Converter D/A Converter Digital Receiver RF Transceiver AMC VPX VME VXS PCIe CompactPCI Motherboard Connectors Bezels Dev. Platform 4DSP  3U Avnet * Alpha Data Parallel Systems Ltd Annapolis Micro Systems BittWare Cook Tech * Curtiss-Wright Controls Embedded Computing 6U Faster Technology HiTech Global * Interface Concept Kontron * Lyrtech Mercury Computer Systems Nolam Embedded Systems * Samtec, Inc. TechwaY Xilinx XTECH * Not FMC Marketing Alliance member

For more information VITA FMC Page www.vita.com/fmc