Assignment 1.

Slides:



Advertisements
Similar presentations
Counters Discussion D8.3.
Advertisements

State-machine structure (Mealy)
State Machine Design Procedure
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
Sequential logic and systems
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.
D Flip-Flops Objectives
ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
Analyzing our example circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Circuit, State Diagram, State Table
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
COUNTERS Why do we need counters?
CSCE 211 Digital Design Lecture 12 Registers
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Synchronous Counters, ripple counter & other counters Lecture 2
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Synchronous Sequential Logic
Flip Flops.
Sequential logic design principles
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
Quad D Flip Flop Index Circuit Error Judgment Scenario
ECE 301 – Digital Electronics
Presented by Ali Maleki Spring Semester, 2009
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Princess Sumaya University
CENG 241 Digital Design 1 Lecture 11
Sequential circuit design
CSE 140L Discussion Finite State Machines.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Lecture No. 32 Sequential Logic.
Instructor: Alexander Stoytchev
SYEN 3330 Digital Systems Chapter 6 – Part 5 SYEN 3330 Digital Systems.
Counter Integrated Circuits (I.C.s)
Digital Systems II EEC 180 Bevan M. Baas.
Analysis with JK flip-flops
EGC 442 Introduction to Computer Architecture
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
Counters.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
CMPE212 Discussion 11/21/2014 Patrick Sykes
Forward Design by state transition table, and state graph
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
FLIP-FLOP. The basic memory circuit is known as Flip-flop. OR It is a bistable sequential circuit which has two stable state (set & reset) and can be.
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

Assignment 1

In Class Problem 1 Design a system that accepts a 3 bit input and outputs the square of the input. SQ y0 y1 y2 y3 y4 y5 x2 x1 x0 y5 y4 y3 y2 y1 y0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 1 0 0 0 1 1 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 1 0 0 1 0 0 1 1 1 1 1 0 0 0 1 x2 x1 x0 y5 y4 y3 y2 y1 y0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 x0 x1 x2 y0 = x0 y1 = 0 y2 = x2x1x0 + x2x1x0 FINISH THE DESIGN AS HOMEWORK DUE ON TBA. YOUR SUBMISSION SHOULD INCLUDE MINIMAL CIRCUITS.

In Class Problem 2: Clock Design Design a two bit down counter. Count when s=1, otherwise maintain state. S = 0 11 S = 1 00 10 01

1 x J0 JK State Table J0=Q1s JK Excitation Table Output Transitions Q0Q1 00 01 11 10 0 1 J K Qt 1 Qt-1 Output Transitions Qt-1 Qt Input J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 1 x Problem Excitation Table Present State Q0 Q1 Next State Q0 Q1 Input s Flip Flop Inputs J0 K0 J1 K1 0 0 0 X 1 1 1 1 X 1 X 0 1 X 0 X 1 1 0 1 X X 0 X 1 Q0 Q1 J0 K0 J1 K1 Complete the design for homework